Data Book

# 32bit Micro controller TLCS-900/H1 series

# TMP92CZ26AXBG

#### **TENTATIVE**

It's first version technical data sheet.

Since this revision 0.2 is still under working, there may be some mistakes in it.

When you will start to design, please order the latest one.

Rev0.2 09/Dec./2005

## **Table of Contents**

# TLCS-900/H1 Devices TMP92CZ26A

1. Outline and Features · · · · · · · · · · · · · · · · · · ·	
2. Pin Assignment and Pin Functions · · · · · · · · · · · · · · · · · · ·	· · 92CZ26A-6
2.1 Pin Assignment Diagram · · · · · · · · · · · · · · · · · · ·	· 92CZ26A-6
2.2 Pin names and Functions · · · · · · · · · · · · · · · · · · ·	• 92CZ26A-8
3. Operation	
3.1 CPU · · · · · · · · · · · · · · · · · · ·	
3.2 Memory Map ······	• 92CZ26A-19
3.3 Clock Function and Standby Function · · · · · · · · · · · · · · · · · · ·	· 92CZ26A-20
3.4 Boot ROM	
3.5 Interrupts · · · · · · · · · · · · · · · · · · ·	
3.6 DMAC (DMA controller) · · · · · · · · · · · · · · · · · · ·	
3.7 Function of Ports·····	
3.7.1 Port 1 · · · · · · · · · · · · · · · · · ·	· 92CZ26A-117
3.7.2 Port 4 · · · · · · · · · · · · · · · · · ·	· · 92CZ26A-119
3.7.3 Port 5 · · · · · · · · · · · · · · · · · ·	· 92CZ26A-121
3.7.4 Port 6 · · · · · · · · · · · · · · · · · ·	· 92CZ26A-123
3.7.5 Port 7 · · · · · · · · · · · · · · · · · ·	· 92CZ26A-125
3.7.6 Port 8 · · · · · · · · · · · · · · · · · ·	··· 92CZ26A-128
3.7.7 Port 9 · · · · · · · · · · · · · · · · · ·	··· 92CZ26A-130
3.7.8 Port A · · · · · · · · · · · · · · · · · ·	··· 92CZ26A-133
3.7.9 Port C	··· 92CZ26A-135
3.7.10 Port F · · · · · · · · · · · · · · · · · ·	··· 92CZ26A-139
3.7.11 Port G · · · · · · · · · · · · · · · · · ·	··· 92CZ26A-143
3.7.12 Port J · · · · · · · · · · · · · · · · · ·	
3.7.13 Port K · · · · · · · · · · · · · · · · · ·	
3.7.14 Port L	
3.7.15 Port M	
3.7.16 Port N	
3.7.17 Port P	
3.7.18 Port R	OZCZZOII IO.
3.7.19 Port T	
0.71.201 010 0	02022011100
01112110101	02022011100
011188 1 010 11	02022011172
3.7.23 Port X	0.00.00.11.1
3.7.24 Port Z	0202201111
3.8 Memory Controller (MEMC)	
3.9 External Memory Extension Function (MMU) · · · · · · · · · · · · · · · · · · ·	
3.10 SDRAM Controller (SDRAMC) · · · · · · · · · · · · · · · · · · ·	
3.11 NAND-Flash controller · · · · · · · · · · · · · · · · · · ·	· · · 92CZ26A-238

# TOSHIBA

	3.12	8 bit timers (TMRA) · · · · · · · · · · · · · · · · · · ·	92CZ26A-266
	3.13	16 bit timer (TMRB) · · · · · · · · · · · · · · · · · · ·	92CZ26A-294
	3.14	Serial channel (SIO) · · · · · · · · · · · · · · · · · · ·	92CZ26A-315
	3.15	Serial Bus Interface (SBI) · · · · · · · · · · · · · · · · · · ·	92CZ26A-344
	3.16	USB controller · · · · · · · · · · · · · · · · · · ·	92CZ26A-366
	3.17	SPIC (SPI controller) · · · · · · · · · · · · · · · · · · ·	92CZ26A-477
	3.18	I2S	92CZ26A-496
	3.19	LCD controller (LCDC) ······	92CZ26A-508
	3.20	Touch screen interface (TSI) · · · · · · · · · · · · · · · · · · ·	92CZ26A-564
	3.21	Real time clock (RTC) · · · · · · · · · · · · · · · · · · ·	92CZ26A-574
	3.22	Melody/Alarm generator · · · · · · · · · · · · · · · · · · ·	92CZ26A-589
	3.23	Analog/Digital Converter · · · · · · · · · · · · · · · · · · ·	92CZ26A-595
	3.24	Watch dog timer ·····	92CZ26A-615
	3.25	Power Management Circuit (PMC) · · · · · · · · · · · · · · · · · · ·	92CZ26A-619
	3.26	Multiply and Accumulate Calculation unit (MAC) · · · · · · ·	92CZ26A-628
	3.27	Debug mode · · · · · · · · · · · · · · · · · · ·	92CZ26A-633
4.	Elect	rical Characteristics · · · · · · · · · · · · · · · · · · ·	92CZ26A-640
5.		of Special function registers (SFRs) · · · · · · · · · · · · · · · · · · ·	92CZ26A-665
6.	Packa	age ·····	92CZ26A-748

#### CMOS 32-Bit Micro controllers TMP92CZ26AXBG

#### 1. Outline and Features

TMP92CZ26A is high-speed advanced 32-bit micro-controller developed for controlling equipment which processes mass data.

TMP92CZ26AXBG is housed in a 228-pin BGA package.

- (1) CPU: 32-bit CPU(High-speed 900/H1 CPU)
  - Compatible with TLCS-900/L1 instruction code
  - · 16Mbytes of linear address space
  - · General-purpose register and register banks
  - Micro DMA: 8channels (62.5ns/4 bytes at fsys = 80MHz, best case)
- (2) Minimum instruction execution time : 12.5ns (at  $f_{SYS} = 80MHz$ )
- (3) Internal RAM: 288K-byte (can be used for program, data and display memory)

Internal ROM: 8 K-byte(memory for Boot only)

It enables that load user program from USB, UART to Internal RAM.

#### RESTRICTIONS ON PRODUCT USE

030619EBP

- · The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility
  is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from
  its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
  devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
  stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
  in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
  TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  - In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- · The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

- (4) External memory expansion
  - Expandable up to 3.1G bytes (shared program/data area)
  - Can simultaneously support 8/16-bit width external data bus
     ..... Dynamic data bus sizing
  - · Separate bus system
- (5) Memory controller
  - Chip select output : 4 channel
  - One channel in 4 channels is enabled detailed AC enable setting
- (6) 8-bit timers : 8 channels
- (7) 16-bit timer/event counter : 2 channel
- (8) General-purpose serial interface: 1 channels
  - UART/synchronous mode
  - IrDA ver1.0 (115.2 kbps) selectable:

(There is the restriction in the setting baud rate when use this function together other functions)

- (9) Serial bus interface: 1 channel
  - I2C bus mode only
- (10) USB (universal serial bus) controller: 1 channel
  - Support to USB (REV1.1)
  - Full-speed (12 Mbps) (Low-speed is not supported.)
  - Endpoint 0: Control 64 bytes × 1-FIFO
    - Endpoint 1: BULK (output) 64 bytes  $\times$  2-FIFO
    - Endpoint 2: BULK (input) 64 bytes × 2-FIFO
    - Endpoint 3: Interrupt (input) 8 bytes × 1-FIFO
  - Descriptor RAM: 384 bytes
- (11) I2S (Inter-IC Sound)interface: 2 channel
  - I2S bus mode selectable (Master, transmission only)
  - · Data Format is supported Left/Right Justify
  - Built in FIFO buffer of 128 bytes (64 bytes × 2) every each channels.
- (12) LCD controller
  - Supported up to monochrome, 4, 16 and 64 gray levels and 256/4096 color for STN
  - Supported up to 4096/65536/262144/16777216 color for TFT
  - Supported up to PIP (Picture In Picture Display)
  - Supported up to H/W Rotation function for support to various LCDM
- (13) SDRAM controller: 1 channel
  - Supported 16M, 64M, 128M, 256M and 512Mbit SDR (Single-data-rate) SDRAM
  - · Can use not only as Data RAM for LCD display but also operate program direct from SDRAM
- (14) Timer for real-time clock (RTC)
  - · Based on TC8521A
- (15) Key-on wakeup (Interrupt key input)
- (16) 10-bit A/D converter (Built in Sample Hold circuit) : 6 channels

- (17) Touch screen interface
  - Built-in Switch of Low-resistor, and available to delete external components for shift change row/column
- (18) Watch dog timer
- (19) Melody/alarm generator
  - · Melody: Output of clock 4 to 5461Hz
  - · Alarm: Output of the 8 kinds of alarm pattern
  - 5 kinds of interval interrupt
- (20) MMU
  - Expandable up to 3.1G bytes (3 local area/8 bank method)
  - Independent bank for each Program, Read-data, Write-data, Source and Destination of DMAC (Odd channel/Even channel) and LCD-display-data
- (21) Interrupts: 56 interrupts

• 9 CPU interrupts ..... Software interrupt instruction and illegal instruction

38 internal interrupts ..... Seven selectable priority levels
 9 external interrupts ..... Seven selectable priority levels

(8 interrupt selectable negative/positive of edge)

- (22) DMAC function: 6 channels
  - · High-speed data transfer enable by controlling which convert micro DMA function and this function
- (23) Input/Output ports: 136 pins (Except Data bus (16bit), Address bus (24bit) and RD pin)
- (24) Nand\_Flash interface: 2 channel
  - Available to connect directly with NAND flash
  - Supported up to SLC type and MLC type
  - Data Bus 8/16 Bit, Page Size 512/2048 Bytes
  - Built-in Rees Solomon calculation circuits which enabled correct 4-address, and detect error more than 5-address
- (25) SPI controller: 1 channel
  - · Supported up to SPI mode of SD card and MMC card
  - · Built-in FIFO buffer of 32 bytes to each Input/Output
- (26) Product/Sum calculation: 1 channel
  - calculation  $32 \times 32 + 64 = 64Bit$ ,  $64 32 \times 32 = 64Bit$ ,  $32 \times 32 64 = 64Bit$
  - I/O method
- (27) Signed calculation is supported.

#### (28) Stand-by function

- Three Halt modes : IDLE2 (programmable), IDLE1, STOP
- Each pin status programmable for stand-by mode
- Built-in power supply management circuits (PMC) for leak current provision

#### (29) Clock controller

- Built-in two blocks of clock doubler (PLL). PLL supplies 48 MHz for USB and 80 MHz for CPU from 10MHz
- Clock gear function: Selectable high-frequency clock fc to fc/16
- Clock for Timer (fs = 32.768 kHz)

#### (30) Operating voltage:

- Internal V<sub>CC</sub>= 1.5V, External I/O Vcc = 3.0 to 3.6 V
- ullet 2 power supplies (Internal power supply (1.4 to 1.6), External power supply (3.0 to 3.6)

#### (31) Package

• 228 pin FBGA:P-FBGA228-1515-0.80A5

TOSHIBA TMP92CZ26A **DVCC3A** [12] (AN0 to AN1)PG0 to PG1 DVCC3B [1] 10-bit 6ch (AN2, MX)PG2 DVCC1A [5] 900/H1 CPU AD (AN3, MY, ADTRG)PG3 DVCC1B[1] Converter (AN4 to AN5)PG4 to PG5 DVSSCOM DVCC1C [1] AVCC, AVSS PLI VREFH, VREFL W Α **XWA** X1 X2 H-OSC Touch Screen (PX, INT4)P96-**XBC** В C Clock gear (PY)P97 (TSI) **XDE** D Ε XT1 L-OSC (TXD0)P90 <del><</del> XHL SERIAL I/O Н L XT2 (RXD0)P91 RESET SIO<sub>0</sub> XIX IX (CTS0, SCLK0)P92 ◄ **DBGE** (I2S0CKO)PF0 -AM [1:0] XIY ΙY  $I^2S$ (I2S0DO)PF1 -PZ0 (EI PODDATA) (I<sup>2</sup>S0)XIZΙZ (I2S0WS)PF2 < PZ1 (EI\_SYNCLK) (I2S1CKO)PF3 -PZ2 (EI\_PODREQ)  $I^2S$ XSP SP (I2S1DO)PF4 -PZ3(EI\_REFCLK) (I<sup>2</sup>S1)PZ4(EI\_TRGIN) 32bit (I2S1WS)PF5 < DSU PZ5(EI\_COMRESET) (SDA)PV6 <del><</del> F SR PZ6(EO\_MCUDATA) SBI (I<sup>2</sup>Cbus) (SCL)PV7 ➤ PZ7(EO\_MCUREQ) D+ P C **USB** → PM7 (PWE) **PMC** Controller (X1USB) PX5≺ PC0 (INT0) **8BIT TIMER** Interrupt WATCH-DOG TIMER (TA0IN, INT1)PC1 ≺ (TMRA0) PC2 (INT2) Controller **8BIT TIMER** ➤ D0 to D7 (TA1OUT, MLDALM)PM1 ◀ (TMRA1) MMU PORT1 → P10 to P17 (D8 to D15) **8BIT TIMER** (TA2IN, INT3)PC3 < (TMRA2) → P40 to P47 (A0 to A7) PORT4 **8BIT TIMER** MAC (TA3OUT)PP1 ← (TMRA3) → P50 to P57 (A8 to A15) PORT5 **8BIT TIMER** P60 to P67 (A16 to A23) (TMRA4) PORT6 **DMAC 8BIT TIMER** P70 (RD) (TA5OUT)PP2 ≺ (TMRA5) P73 (EA24) PORT7 P74 (EA25) 8BIT TIMER (TMRA6)  $P75(R/\overline{W}, NDR/\overline{B})$ 8BIT TIMER P76 ( WAIT ) (TA7OUT, INT5)PP3 ≺ (TMRA7) P80 (CS0) (TB0IN0, INT6)PP4<del><</del> **16BIT TIMER** P81 (CS1, SDCS) PORT8 (TMRB0) P82 (CS2, CSZA, SDCS) (TB0OUT0)PP6<del><</del> 16BIT TIMER P83 (CS3, CSXA) (TB1IN0, INT7)PP5≺ (TMRB1) P84 ( CSZB ) (TB1OUT0)PP7◀ P85 (CSZC) (SPDI)PR0 SPI P71 (WRLL, NDRE) (SPDO)PR1 ◄ Controller (SPCS ) PR2<mark>◄</mark> P72 (WRLU, NDWE) NAND-FLASH (SPCLK)PR3≺ 288KB RAM P86 (CSZD, ND0CE) P87 (CSXB, ND1CE) I/F (2ch) (LCP0)PK0< PJ5 (NDALE) (LLOAD)PK1~ PJ6 (NDCLE) (LFR)PK2~ PA0 to PA7 (KI0 to KI7) (LVSYNC)PK3< **KEY-BOARD** ➤ PN0 to PN7 (KO0 to KO7) LCD (LHSYNC)PK4~ I/F → PC7 (KO8) (LGOE2 to 0)PK7 to 5 Controller (LD7 to 0)PL7 to 0< **BOOT ROM 8KB** ► PM2 ( ALARM , MLDALM ) **RTC** (LD15 to 8)PT7 to 0 ← (LD22 to 16)PU6 to 0≺ MELODY/ (LD23, EO\_TRGOUT)PU7~ ALARM-OUT (CLKOUT, LDIV)PX4~ ►PV3 **PORTV →**PV4 (SDRAS, SRLLB)PJ0 (SDCAS, SRLUB)PJ1 PV0 (SCLK0) **SDRAM** (SDWE, SRWR)PJ2 **→**P\/1 Controller (SDLLDQM)PJ3 →PV2 (SDLUDQM)PJ4 <del><</del> ➤PW7 to 0 (SDCKE)PJ7<del><</del> PC4 (EA26) (SDCLK)PF7◀ PC5 (EA27) PC6 (EA28)

Figure 1.1 Block Diagram of TMP92CZ26A

#### 2. Pin Assignment and Pin Functions

The assignment of input/output pins for TMP92CZ26A, their names and functions are as follows;

#### 2.1 Pin Assignment Diagram (Top View)

Figure 2.1.1 shows the pin assignment of the TMP92CZ26A.

A1	A2	А3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17
B1	B2	ВЗ	B4	B5	B6	В7	B8	B9	B10	B11	B12	B13	B14	B15	B16	B17
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17
D1	D2	D3		D5	D6	D7	D8	D9	D10	D11	D12	D13		D15	D16	D17
E1	E2	E3	E4										E14	E15	E16	E17
F1	F2	F3	F4		F6	F7	F8	F9	F10	F11			F14	F15	F16	F17
G1	G2	G3	G4		G6	G7					G12		G14	G15	G16	G17
H1	H2	НЗ	H4		H6		$\bigcirc$				H12		H14	H15	H16	H17
J1	J2	J3	J4		J6	7	MP:	92C	Z26 <i>P</i>	١	J12		J14	J15	J16	J17
K1	K2	K3	K4		K6		P-F	BGA2	228		K12		K14	K15	K16	K17
L1	L2	L3	L4		L6		ТО	P VIE	W		L12		L14	L15	L16	L17
M1	M2	МЗ	M4		M6	M7	M8	М9	M10	M11	M12		M14	M15	M16	M17
N1	N2	N3	N4									•	N14	N15	N16	N17
P1	P2	P3		P5	P6	P7	P8	P9	P10	P11	P12	P13		P15	P16	P17
R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16	R17
T1	T2	Т3	T4	T5	T6	T7	T8	Т9	T10	T11	T12	T13	T14	T15	T16	T17
U1	U2	U3	U4	U5	U6	U7	U8	U9	U10	U11	U12	U13	U14	U15	U16	U17

Figure 2.1.1 Pin assignment diagram (P-FBGA228)

4 balls of A1, A17, U1 and U17 (most outside 4 corner of BGA package) are Dummy Balls. These balls are not connected with internal LSI chip, electrical characteristics.

A1 and U1, A17 and U17 are shorted in internal package. It is recommended that using to OPEN check of mounting if mounting this LSI to Target board.

Example: If checking signal (or voltage) via A1-U1-U17-A17, short U17 and U1 on Target board beforehand, and input signal (or voltage) from A1, and check voltage of A17.

Table 2.1.1 Pin number and the name

Ball No.	Pin name	Ball No.	Pin name	Ball No.	Pin name	Ball No.	Pin name
A1	Dummy1	D9	P73,EA24	J15	PT5,LD13	P15	PK4,LHSYNC
A2	PG2,AN2, MX	D10	PF4,I2S1DO	J16	P47,A7	P16	P13,D11
А3	PA6,KI6	D11	PF7,SDCLK	J17	P46,A6	P17	P14,D12
A4	PA5,KI5	D12	PJ4,SDLUDQM	K1	PN3,KO3	R1	X2
A5	PA3,KI3	D13	P85, CSZC	K2	PN4,KO4	R2	PC7,KO8
A6	PA1,KI1	D15	PU6,LD22	K3	PN5,KO5	R3	PC3,INT3,TA2IN
A7	DVCC1A5	D16	P61,A17	K4	PN6,KO6	R4	PX5,X1USB
A8	PF1,I2S0DO	D17	P60,A16	K6	DVCC3A2	R5	PP7,TB1OUT0
A9	PJ6,NDCLE	E1	P96,PX,INT4	K12	DVCC3A7	R6	PP1,TA3OUT
A10	PJ1, SDCAS, SRLUB	E2	PW1	K14	PT4,LD12	R7	PP3,INT5,TA7OUT
A11	P87, CSXB, ND1CE	E3	PW2	K15	PT3,LD11	R8	PP5,INT7,TB1IN0
A12	P83, CS3, CSXA	E4	PW3	K16	P45,A5	R9	PR2, SPCS
A13	P81, CS1, SDCS	E14	PU7,LD23,EO_TRGOUT	K17	P44,A4	R10	PX7
A14	P72, WRLU, NDWE	E15	PU4,LD20	L1	PK2,LFR	R11	PZ0,EI_PODDATA
A15	P70,RD	E16	P57,A15	L2	PN7,KO7	R12	PZ2,EI_PODREQ
A16	P65,A21	E17	P56,A14	L3	PM1,MLDALM,TA1OUT	R13	PZ4,EI_TRGIN
A17	Dummy3	F1	DVCC1B1	L4	PM7,PWE	R14	PZ6,EO_MCUDATA
B1	VREFH	F2	PW6	L6	DVSS3	R15	PZ7,EO_MCUREQ
B2	PG5,AN5	F3	PW5	L12	DVSS7	R16	P15,D13
B3	PG3,AN3,MY, ADTRG	F4	PW4	L14	PT2,LD10	R17	DVCC1A3
B4	PA7,KI7	F6	DVCC3A12	L15	PT1,LD9	T1	X1
B5	PA2,KI2	F7	DVCC3A11	L16	P43,A3	T2	AM0
B6	PA0,KI0	F8	DVSS11	L17	P42,A2	T3	AM1
B7	PF2,I2S0WS	F9	DVCC3A10	M1	PK3,LVSYNC	T4	PP6.TB0OUT0
B8	PF0,I2S0CKO	F10	DVSS10	M2	PC0,INT0	T5	PL0,LD0
B9	PJ5,NDALE	F11	DVCC3A9	M3	PM2, ALARM , MLDALM	T6	PL2,LD2
B10	PJ2, SDWE , SRWR	F14	PU5,LD21	M4	P90,TXD0	T7	PL4,LD4
B11		F15	PU2,LD18	M6	DVCC3A3	T8	PL5,LD5
B12	PJ0, SDRAS, SRLLB P86. CSZD, ND0CE	F16	P55,A13	M7	DVSS4	T9	PR1,SPDO
B13	P82, CS2, CSZA, SDCS	F17	P54,A12	M8	DVCC3A4	T10	PL6,LD6
B14	P75,R/W,NDR/B	G1	DVCC3B1	M9	DVSS5	T11	PK1,LLOAD
B15	P71, WRLL, NDRE	G2	PW7	M10	DVCC3A5	T12	P00,D0
B16	P64,A20	G2	PV0,SCLK0	M11	DVSS6	T13	P02,D2
B17	DVCC1A4	G3	PV1	M12	DVCC3A6	T14	P04,D4
C1	AVCC	G6	DVSS1	M14	PK7,LGOE2	T15	P04,D4
C2	VREFL	G7	DVSS12	M15	PT0,LD8	T16	P11,D9
C3	PG4,AN4	G12	DVSS9	M16	P41,A1	T17	P12,D10
C4	PG1,AN1	G12	PU3,LD19	M17	P40.A0	U1	
C5			PU0,LD16	N1	-, -		Dummy2
C6	PA4,KI4 PC5,EA27	G16	P53,A11	N1 N2	DVCC1A1 PC1,INT1,TA0IN	U2 U3	RESET D+
C7	P76, WAIT	G16	P53,A11	N2 N3	P91,RXD0	U3	D-
C8	P76, WAIT PF5,I2S1WS		PV7,SCL	N3 N4	DVSS1C	U5	DVCC1A2
C8	PF3,I2S1CKO	H1 H2	PV7,SCL PV6,SDA	N4 N14	PK6,LGOE1	U6	PL1,LD1
C10		H2 H3	PV6,SDA PV3			U7	
_	PJ7,SDCKE		PV3	N15	PK5,LGOE0	1	PL3,LD3
C11	PJ3,SDLLDQM	H4		N16	P17,D15	U8	XT1
C12	P84, CSZB	H6	DVCC3A1	N17	P16,D14	U9	XT2
C13	P80, CS0	H12	DVCC3A8	P1	DVCC1C	U10	PL7.LD7
C14	P67,A23	H14	PU1,LD17	P2	PC2,INT2	U11	PK0,LCP0
C15	P66,A22	H15	PT7,LD15	P3	P92,SCLK0, CTS0	U12	P01,D1
C16	P63,A19	H16	P51,A9	P5	PX4,CLKOUT, LDIV	U13	P03,D3
C17	P62,A18	H17	P50,A8	P6	PP2,TA5OUT	U14	P05,D5
D1	P97,PY	J1	PN2,KO2	P7	PP4,INT6,TB0IN0	U15	P07,D7
D2	AVSS	J2	PN1,KO1	P8	PR0,SPDI	U16	P10,D8
D3	PW0	J3	PN0,KO0	P9	PR3,SPCLK	U17	Dummy4
D5	PG0,AN0	J4	PV4	P10	DBGE	<b>!</b>	
D6	PC6,EA28	J6	DVSS2	P11	PZ1,EI_SYNCLK	<b>!</b>	
D7	PC4,EA26	J12	DVSS8	P12	PZ3,EI_REFCLK	<u> </u>	
D8	P74,EA25	J14	PT6,LD14	P13	PZ5,EI_COMRESET	<u> </u>	

Note1: The P96, P97 and PG0~PG5 operate with the AVCC power supply.

Note2: The PW0~PW7 and PV0~PV7 operate with the DVCC3B power supply. Note3: The X1 and X2 operate with the DVCC1C power supply.

#### 2.2 Pin names and Functions

The names of the input/output pins and their functions are described below.

Table 2.2.1 Pin names and functions (1/6)

Pin name	Number of Pins	I/O	Functions
D0 to D7	8	I/O	Data: Data bus D0 to D7.
P10 to P17		I/O	Port 1: I/O port. Input or output is specifiable in units of bit.
D8 to D15	8	I/O	Data : Data bus D8 to D15.
P40 to P47		Output	Port 4: Output port.
A0 to A7	8	Output	Address: Address bus A0 to A7.
P50 to P57		Output	Port 5: Output port.
A8 to A15	8	Output	Address : Address bus A8 to A15.
P60 to P67		I/O	Port 6: I/O port. Input or output is specifiable in units of bit.
A16 to A23	8	Output	Address: Address bus A16 to A23.
P70	1	Output	Port 70 : Output port.
$\overline{RD}$		Output	Read : Outputs strobe signal to read external memory.
P71	1	I/O	Port 71 : Output port.
WRLL		Output	Write: Outputs strobe signal to write data on pins D0 to D7.
NDRE		Output	NAND Flash read : Outputs strobe signal to read external NAND-Flash.
P72	1	I/O	Port 72 : I/O port.
WRLU		Output	Write: Outputs strobe signal to write data on pins D8 to D15.
NDWE		Output	NAND Flash write: Write enable for NAND Flash.
P73	1	I/O	Port 73 : I/O port.
EA24		Output	Expanded address 24.
P74	1	I/O	Port 74 : I/O port.
EA25		Output	Expanded address 25.
P75	1	I/O	Port 75 : I/O port.
$R/\overline{W}$		Output	Read/Write: "High" represents read or dummy cycle and "Low" write cycle.
NDR/B		Input	NAND Flash Ready(1) / Busy(0) input.
P76		I/O	Port 76: I/O port.
WAIT	1	Input	Wait: Signal used to request CPU bus wait.
P80		Output	Port 80: Output port.
CS0	1	Output	Chip select 0: Outputs "Low" when address is within specified address area.
P81	1	Output	Port 81 : Output port
CS1		Output	Chip select 1: Outputs "Low" when address is within specified address area.
SDCS		Output	Chip select for SDRAM : Outputs "Low" when the address is within SDRAM address area.
P82	1	Output	Port 82 : Output port.
CS2		Output	Chip select 2: Outputs "Low" when address is within specified address area.
CSZA		Output	Expanded address ZA: Outputs "Low" when address is within specified address area.
SDCS		Output	Chip select for SDRAM : Outputs "0" when the address is within SDRAM address area.
P83	1	Output	Port 83 : Output port.
CS3		Output	Chip select 3: Outputs "Low" when address is within specified address area.
CSXA		Output	Expanded address XA: Outputs "Low" when address is within specified address area.
P84	1	Output	Port 84 : Output port.
CSZB		Output	Expanded address ZB: Outputs "Low" when address is within specified address area.
P85	1	Output	Port 85 : Output port.
CSZC		Output	Expanded address ZC: Outputs "Low" when address is within specified address area.

Table 2.2.1 Pin names and functions (2/6)

	Number		ble 2.2.1 Fill Harries and functions (2/0)
Pin name	of Pins	I/O	Functions
D00	0111113	Outroot	Dest 00 Outrod and
P86	,	Output	Port 86 : Output port.
CSZD	1	Output	Expanded address ZD: Outputs "Low" when address is within specified address area.
ND0CE		Output	Chip select of NAND Flash 0: Outputs "Low" when NAND Flash 0 is enable.
P87		Output	Port 87 : Output port.
CSXB	1	Output	Expanded address XB: Outputs "Low" when address is within specified address area.
ND1CE		Output	Chip select of NAND Flash 1: Outputs "Low" when NAND Flash 1 is enable.
P90	1	I/O	Port 90: I/O port.
TXD0	'	Output	Transmit data of serial 0: programmable open drain output.
P91	1	I/O	Port 91: I/O port. (Schmitt input)
RXD0	ı	Input	Receive data of serial 0.
P92		I/O	Port 92: I/O port. (Schmitt input)
SCLK0	1	I/O	Clock I/O of serial 0
CTS0		Input	Enable to send data of serial 0 (Clear to send).
P96	1	Input	Port 96: Input port. (schmitt input, with pull-up resistor)
INT4		Input	Interrupt request pin 4: Interrupt request pin with programmable rising/falling edge.
PX		Output	X-Plus : Pin connected to X+ pin for Touch Screen I/F.
P97	1	Input	Port 97: Input port. (schmitt input)
PY		Output	Y-Plus : Pin connected to Y+ pin for Touch Screen I/F.
PA0 to PA7		Input	Port A0 to A7: Input port.
KI0 to KI7	8	Input	Key input 0 to 7: For key on wake-up 0 to 7. (Schmitt input, with pull-up resistor)
PC0		I/O	Port C0: I/O port. (Schmitt input)
INT0	1	Input	Interrupt request pin 0 : Interrupt request pin with programmable rising/falling edge.
PC1		I/O	Port C1: I/O port. (Schmitt input)
INT1	1	Input	Interrupt request pin 1 : Interrupt request pin with programmable rising/falling edge.
TAOIN		Input	Timer A0 input: Input pin of 8 bit timer 0.
PC2		I/O	Port C2: I/O port. (Schmitt input)
INT2	1	Input	Interrupt request pin 2 : Interrupt request pin with programmable rising/falling edge.
PC3		I/O	Port C3: I/O port. (Schmitt input)
INT3	1	Input	Interrupt request pin 3 : Interrupt request pin with programmable rising/falling edge.
TA2IN		Input	Timer A2 input: Input pin of 8 bit timer 2.
PC4		I/O	Port C4: I/O port.
EA26	1	Output	Expanded address 26.
PC5		I/O	Port C5: I/O port.
EA27	1	Output	Expanded address 27.
PC6		I/O	Port C6: I/O port.
EA28	1	Output	Expanded address 28.
PC7		I/O	Port C7: I/O port.
KO8	1		·
NUO		Output	Key output 8: Key scan strobe pin (programmable open drain output).

Table 2.2.1 Pin names and functions (3/6)

Pin name	Number of Pins	I/O	Functions
DEC	1 1113	1/0	Deed FO MO most
PF0	1 I/O		Port F0: I/O port.
I2S0CKO	Output		Outputs clock of I2S0.
PF1	1 1/0		Port F1: I/O port.
12S0DO		Output	Outputs data of I2S0.
PF2	1	1/0	Port F2: I/O port.
12S0WS		Output	Outputs word select signal of I2S0.
PF3	1	1/0	Port F3: I/O port.
12S0WS		Output	Outputs clock of I2S1.
PF4	1	I/O	Port F4: I/O port.
I2S1CKO		Output	Outputs data of I2S1.
PF5	1	I/O	Port F5: I/O port.
I2S1WS		Output	Outputs word select signal of I2S1.
PF7	1	Output	Port F7: Output port.
SDCLK		Output	Clock for SDRAM.
PG0 to PG1	2	Input	Port G0 to G1: Input port.
AN0 to AN1	_	Input	Analog input pin 0 to 1 : Input pin of A/D converter.
PG2		Input	Port G2: Input port.
AN2	1	Input	Analog input pin 2 : Input pin of A/D converter.
MX		Output	X-Minus : Pin connected to X- pin for Touch Screen I/F.
PG3		Input	Port G3: Input port.
AN3	1	Input	Analog input pin 3 : Input pin of A/D converter.
MY	1	Output	Y-Minus : Pin connected to Y- pin for Touch Screen I/F.
ADTRG		Input	A/D Trigger : Request signal of A/D start.
PG4 to PG5	2	Input	Port G4 to G5: Input port.
AN4 to AN5		Input	Analog input pin 4 to 5 : Input pin of A/D converter.
PJ0		Output	Port J0: Output port.
SDRAS	1	Output	Outputs strobe signal of SDRAM row address.
SRLLB		Output	Data enable signal for D0 to D7 of SRAM.
PJ1		Output	Port J1: Output port.
SDCAS	1	Output	Outputs strobe signal of SDRAM column address.
SRLUB		Output	Data enable signal for D8 to D15 of SRAM.
PJ2		Output	Port J2: Output port.
SDWE	1	Output	Outputs write enable signal of SDRAM.
SRWR		Output	Write enable of SRAM: Outputs strobe signal to write data.
PJ3		Output	Port J3: Output port.
SDLLDQM	1	Output	Data enable signal for D0 to D7 of SDRAM.
PJ4		Output	Port J4: Output port.
SDLUDQM	1	Output	Data enable signal for D8 to D15 of SDRAM.
PJ5		I/O	Port J5: I/O port.
NDALE	1	Output	Address latch enable signal of NAND Flash.
PJ6		I/O	Port J6: I/O port.
NDCLE	1	Output	Command latch enable signal of NAND Flash.
PJ7		Output	Port J7: Output port.
SDCKE	1	Output	Clock enable signal of SDRAM.

Table 2.2.1 Pin names and functions (4/6)

Pin name	Number of Pins	I/O	Functions
PK0	1	Output	Port K0: Output port.
LCP0	'	Output	Signal for LCD driver.
PK1	1	Output	Port K1: Output port.
LLOAD	_ '	Output	Signal for LCD driver.: Data load signal
PK2	1	Output	Port K2: Output port.
LFR	_ '	Output	Signal for LCD driver.
PK3	1	Output	Port K3: Output port.
LVSYNC	'	Output	Signal for LCD driver. : Vertical sync signal
PK4	1	Output	Port K4: Output port.
LHSYNC		Input	Signal for LCD driver. : Horizontal sync signal.
PK5	1	Output	Port K5: Output port.
LGOE0		Output	Signal for LCD driver.
PK6	1	Output	Port K6: Output port.
LGOE1		Output	Signal for LCD driver.
PK7	1	Output	Port K7: Output port.
LGOE2		Output	Signal for LCD driver.
PL0 to PL7	8	Output	Port L0 to L7: Output port.
LD0 to LD7		Output	Data bus for LCD driver: LD0 to LD7.
PM1		Output	Port M1: Output port.
TA1OUT	1	Output	Timer A1 output: Output pin of 8 bit timer 1.
MLDALM		Output	Melody / Alarm output pin.
PM2		Output	Port M2: Output port.
ALARM	1	Output	Alarm output from RTC.
MLDALM		Output	Melody / Alarm output pin (inverted).
PM7		Output	Port M7 : Output port
PWE	1	Output	External power supply control output: Pin to control ON/OFF of external power supply. In stand-by mode, outputs "L" level. In other than stand-by mode, outputs "H" level.
PN0 to PN7	0	I/O	Port N: I/O port.
KO0 to KO7	8	Output	Key output 0 to 7: Key scan strobe pin (programmable open drain output).
PP1		I/O	Port P1: I/O port.
TA3OUT	1	Output	Timer A3 output: Output pin of 8 bit timer 3.
PP2		I/O	Port P2: I/O port.
TA5OUT	1	Output	Timer A5 output: Output pin of 8 bit timer 5.
PP3		I/O	Port P3: I/O port. (Schmitt input)
INT5	1	Input	Interrupt request pin 5: Interrupt request pin with programmable rising/falling edge.
TA7OUT		Output	Timer A7 output: Output pin of 8 bit timer 7.
PP4		I/O	Port P4: I/O port. (Schmitt input)
INT6	1	Input	Interrupt request pin 6: Interrupt request pin with programmable rising/falling edge.
TB0IN0		Input	Timer B0 input: Input pin of 16 bit timer 0.
PP5		I/O	Port P5: I/O port. (Schmitt input)
INT7	1	Input	Interrupt request pin 7: Interrupt request pin with programmable rising/falling edge.
TB1IN0		Input	Timer B1 input: Input pin of 16 bit timer 1.
PP6	1	Output	Port P6: I/O port.
TB0OUT0	'	Output	Timer B0 output: Output pin of 16 bit timer 0.
PP7	1	Output	Port P7: I/O port.
TB1OUT0	'	Output	Timer B1 output: Output pin of 16 bit timer 1.
PR0	_	I/O	Port R0: I/O port.
SPDI	1	Input	Data input pin of SD card.
PR1	1	I/O	Port R1: I/O port.
SPDO	'	Output	Data output pin of SD card.
PR2	1	I/O	Port R2: I/O port.
SPCS	ı	Output	Chip select signal of SD card.

Table 2.2.1 Pin names and functions (5/6)

Pin name	Number of Pins	I/O	Functions
PR3	4	I/O	Port R3: I/O port.
SPCLK	1	Output	Clock output pin of SD card.
PT0 to PT7		I/O	Port T0 to T7: I/O port.
LD8 to LD15	8	Output	Data bus for LCD driver: LD8 to LD15.
PU0 to PU4,PU6		I/O	Port U0 to U4 , U6: I/O port
LD16 to LD20,LD22	6	Output	Data bus for LCD driver: LD16 to LD20, LD22.
PU5	_	I/O	Port U5: I/O port
LD21	1	Output	Data bus for LCD driver: LD21
PU7		I/O	Port U7: I/O port
LD23	1	Output	Data bus for LCD driver: LD23
EO_TRGOUT		Output	Debug mode output pin
PV0	1	I/O	Port V0 : I/O port
SCLK0	'	Output	Clock I/O of serial 0.
PV1	1	I/O	Port V1: I/O port.
PV2	1	I/O	Port V2: I/O port.
PV3 to PV4	2	Output	Port V3 to V4: Output port.
PV6		I/O	Port V6: I/O port
SDA	1	I/O	Send/receive data in I <sup>2</sup> C mode.
PV7	4	I/O	Port V7: I/O port
SCL	1	I/O	Input/output clock in I <sup>2</sup> C mode.
PW0 to PW7	8	I/O	Port W0 to W7: I/O port.
PX4		Output	Port X4 : Output port
CLKOUT	1	Output	Internal clock output pin
LDIV		Output	Output pin for LCD driver
PX5	1	I/O	Port X5: I/O port.
X1USB	'	Input	Clock input pin of USB.
PX7	1	I/O	Port X7: I/O port.
PZ0	1	I/O	Port Z0: I/O port. (Schmitt input)
EI_PODDATA	'	Input	Debug mode input pin
PZ1	1	I/O	Port Z1: I/O port. (Schmitt input)
EI_SYNCLK	,	Input	Debug mode input pin
PZ2	1	I/O	Port Z2: I/O port. (Schmitt input)
EI_PODREQ	'	Input	Debug mode input pin
PZ3	1	I/O	Port Z3: I/O port. (Schmitt input)
EI_REFCLK	'	Input	Debug mode input pin
PZ4	1	I/O	Port Z4: I/O port. (Schmitt input)
EI_TRGIN	'	Input	Debug mode input pin
PZ5	1	I/O	Port Z5: I/O port. (Schmitt input)
EI_COMRESET		Input	Debug mode input pin
PZ6	1	I/O	Port Z6: I/O port. (Schmitt input)
EO_MCUDATA		Output	Debug mode output pin
PZ7	1	I/O	Port Z7: I/O port. (Schmitt input)
EO_MCUREQ	'	Output	Debug mode output pin

Table 2.2.1 Pin names and functions (6/6)

Pin name	Number of Pins	I/O	Functions	
D+, D-	2	I/O	Data pin connected to USB.	
D+, D-	2	1/0	In case USB is not used, connect both pins to pull-up(DVCC3A) or pull-down resistor for protecurrent flows it.	
CLKOUT	1	Output	Internal clock output pin.	
			Operation mode;	
			Fix to AM1="0",AM0="1" for 16 bit external bus starting.	
AM1,AM0	2	Input	Fix to AM1="1",AM0="0" is prohibit to set.	
			Fix to AM1="1",AM0="1" for BOOT (32 bit internal Mask ROM) starting.	
			Fix to AM1="0",AM0="0" is prohibited to set.	
DBGE	1	Input	Input pin in debug mode. (This pin is set to "Debug mode" by input "0".)	
X1/X2	2	I/O	High-frequency oscillator circuit connection pin.	
XT1/XT2	2	I/O	Low-frequency oscillator circuit connection pin.	
RESET	1	Input	Reset : Initialize TMP92CZ26A (schmitt input , with pull-up resistor)	
VREFH	1	Input	Pin for reference voltage input to A/D converter(H).	
VREFL	1	Input	Pin for reference voltage input to A/D converter(L).	
AVCC	1	-	Power supply pin for A/D converter.	
AVSS	1	-	GND pin for AD converter (0V).	
DVCC3A	12	-	Power supply pin for peripheral I/O-A (Connect all DVCC3A pins to power supply pin.)	
DVCC3B	1	-	Power supply pin for peripheral I/O-B (Connect all DVCC3B pins to power supply pin.)	
DVCC1A	5	-	Power supply pin for internal logic-A. (Connect all DVCC1A pins to power supply pin.)	
DVCC1B	1	-	Power supply pin for internal logic-B. (Keep the voltage DVCC1A level.)	
DVSSCOM	12	-	GND pin (0V). (Connect all DVSS pins to GND(0V).)	
DVCC1C	1	-	Power supply pin for High speed oscillator. (Keep the voltage DVCC1A level.)	
DVSS1C	1	_	GND pin (0V). (Connect to GND(0V).)	
Dummy4-1	4	_	Dummy1 and Dummy2, Dummy3 and Dummy4 are shorted in package. (These pins are not connected with internal LSI chip.)	

Table 2.2.2 shows the range of operational voltage for power supply pins.

Table 2.2.2 the range of operational voltage for power supply pins

Power supply pin	Range of operational voltage
DVCC1A	
DVCC1B	1.4V~1.6V
DVCC1C	
DVCC3A	
DVCC3B	3.0V~3.6V
AVCC	

TOSHIBA TMP92CZ26A

## 3. Operation

This section describes the basic components, functions and operation of the TMP92CZ26A.

#### 3.1 CPU

The TMP92CZ26A contains an advanced high-speed 32-bit CPU (900/H1 CPU)

#### 3.1.1 CPU Outline

900/H1 CPU is high-speed and high-performance CPU based on 900/L1 CPU. 900/H1 CPU has expanded 32-bit internal data bus to process Instructions more quickly.

Outline is as follows:

Table 3.1.1Outline of TMP92CZ26A

Parameter	TMP92CZ26A				
Width of CPU Address Bus	24-bit				
Width of CPU Data Bus	32-bit				
Internal Operating Frequency		80MHz			
Minimum Bus Cycle	1-cloc	k access			
·	(12.5ns	at 80MHz)			
Internal RAM	32-bit 2-1-1-	1 clock access			
Internal Boot ROM	32 bit 2-c	lock access			
Internal I/O	8-bit,	INTC,SDRAMC,			
	2-clock access	MEMC,LCDC,			
		TSI,PORT,			
		PMC			
	16-bit,	MMU,USB,			
	2-clock access	NDFC,SPIC,DMAC			
	32-bit,	I2S			
	2-clock access	MAC			
	32-bit,	MAC			
	1-clock access				
	8-bit,	TMRA,TMRB,			
	5 to 6-clock access	SIO,RTC,			
		MLD/ALM, SBI			
		CGEAR,ADC,WDT			
External memory	8/16-bit 2-clock access				
(SRAM, MASKROM etc.)	(can insert some waits)				
External memory (SDRAM)	16-bit 1-c	clock access			
External memory	8/16-bit 2-	clock access			
(NAND FLASH)	(can inset	some waits)			
Minimum Instruction	4 -11/40	Eng of 90MH=)			
Execution Cycle	1-clock(12.5ns at 80MHz)				
Conditional Jump	2-clock(25.0ns at 80MHz)				
Instruction Queue Buffer	12-byte				
Instruction Set	Compatible with TLCS-900/L1				
	(LDX instruction is deleted)				
CPU mode	Only maximum mode				
Micro DMA	8-cl	hannel			
Hardware DMA	6-cl	hannel			

#### 3.1.2 Reset Operation

When resetting the TMP92CZ26A microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the  $\overline{\text{RESET}}$  input Low for at least 20 system clocks (32 $\mu$ s at X1=10MHz).

At reset, since the clock doublers (PLL0) is bypassed and clock-gear is set to 1/16, system clock operates at 625 kHz(X1=10MHz).

When the Reset has been accepted, the CPU performs the following. CPU internal registers do not change when the Reset is released.

- Sets the Stack Pointer (XSP) to 00000000H.
- Sets bits <IFF2:0> of the Status Register (SR) to "111" (thereby setting the Interrupt Level Mask Register to level 7).
- Clears bits <RFP1:0> of the Status Register to 00 (thereby selecting Register Bank 0).

When the Reset is released, the CPU starts executing instructions according to the Program Counter settings.

 Sets the Program Counter (PC) as follows in accordance with the Reset Vector stored at address FFFF00H~FFFF02H:

```
PC<7:0> ← data in location FFFF00H

PC<15:8> ← data in location FFFF01H

PC<23:16> ← data in location FFFF02H
```

When the Reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

• Initializes the internal I/O registers as table of "Special Function Register" in Section 5.

Note1: This LSI builds in RAM internally. However, the data in internal RAM may not be held by Reset operation. After reset, initialize the data in internal RAM.

Note2: This LSI builds in PMC function (for reducing stand-by current by blocking the power supply of DVCC1A and DVCC1C). However, if executing reset operation without supplying DVCC1A and DVCC1C, the current may flow to internal. When reset this LSI, supply the power of DVCC1A and DVCC1C first and wait until the power supply stabilizes.

Figure 3.1.2 shows reset timing chart. Figure 3.1.2 shows the example of order of supplying power and the timing of releasing reset.





Figure 3.1.1 TMP92CZ26A Reset timing chart

This LSI has the restriction for the order of supplying power. Be sure to supply external 3.3V power with 1.5V power is supplied.



Note1: Inernal 1.5 V and External 3.3V power supply can be set to ON/OFF at the same time. However, external pin may become unstable condition momentary. Therefore, set external power supply to ON/OFF during internal power supply is stabile like above figure if there is possibility to affect machinery connected with micro controller. Note2: When setting to ON, don't set 3.3V power supply earlier than 1.5V power supply. When setting to OFF, don't set to 3.3V power supply later than 1.5 V power supply.

Figure 3.1.2 Power on Reset Timing Example

#### 3.1.3 Setting of AM0 and AM1

Set AM1 and AM0 pins as Table 3.1.2 shows according to system usage.

Table 3.1.2 Operation Mode Setup Table

N	/lode Setu	o input pin		On evertion Mode
RESET	AM1	AM0	DBGE	Operation Mode
	0	1	0	Debug mode
	U	1	1	16-bit external bus starting
	1	0	0	Toot made (Drahihit to get)
			1	Test mode (Prohibit to set)
			0	Test mode (Prohibit to set)
				BOOT(32-bit internal-MROM)
	'		1	starting
				(BOOT mode)
	0	0	0	Toot made (Prohibit to get)
			1	Test mode (Prohibit to set)

#### 3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP92CZ26A.




Figure 3.2.1 Memory Map

Note1: Don't use specified 64kbyte area of above 16M byte when using debug mode. This is because the area is reserved for control in the debug mode.

Note2: Don't use the last 16-byte area (FFFFF0H to FFFFFFH). This area is reserved as internal area.

#### 3.3 Clock Function and Standby Function

TMP92CZ26A contains (1) clock gear, (2) clock doubler (PLL), (3) standby controller and (4) noise-reducing circuit. They are used for low-power, low-noise systems. This chapter is organized as follows:


- 3.3.1 Block diagram of system clock
- 3.3.2 SFRs
- 3.3.3 System clock controller
- 3.3.4 Prescaler clock controller
- 3.3.5 Noise-reducing circuit
- 3.3.7 Standby controller

TOSHIBA TMP92CZ26A

The clock operating modes are as follows: (a) PLL-OFF Mode (X1, X2 pins only), (b) PLL-ON Mode (X1, X2, and PLL).

Figure 3.3.1 shows a transition figure.

The clock frequency input from the X1 and X2 pins is called fOSCH and the clock frequency input from the XT1 and XT2 pins is called fs. The clock frequency selected by SYSCR1<GEAR2:0> is called the system clock fSYS. And one cycle of fSYS is defined to as one state.



Note 1: If you shift from PLL-ON mode to PLL-OFF mode, execute following setting in the same order.

PLL-OFF, PLL-ON mode transition figure

- (1) Change CPU clock (Set "0" to PLLCR0<FCSEL>)
- (2) Stop PLL circuit (Set "0" to PLLCR1<PLLON>)

(b)

Note 2: It's prohibited to shift from PLL-ON mode to STOP mode directly.

You should set PLL-OFF mode once, and then shift to STOP mode.

Figure 3.3.1 System clock block diagram

The clock frequency input from the X1 and X2 pins is called  $f_{OSCH}$  and the clock frequency input from the XT1 and XT2 pins is called fs. The clock frequency selected by SYSCR1<GEAR2:0> is called the system clock  $f_{SYS}$ . And one cycle of  $f_{SYS}$  is defined to as one state.

TOSHIBA TMP92CZ26A

#### 3.3.1 Block diagram of system clock




Figure 3.3.2 Block Diagram of System clock

TMP92CZ26A has two PLL circuits: one is for CPU (PLL0) and the other for USB (PLL1). Each PLL can be controlled independently. Frequency of external oscillator is 6 to 10MHz. Don't connect oscillator more than10MHz. When clock is input by using external oscillator, range of input frequency is 6 to 10MHz. Don't input the clock over 10MHz.

Table 3.3.1 Setting example for fosch

	High frequency:	System clock: f <sub>SYS</sub>	System clock: f <sub>SYS</sub>	USB clock: f <sub>USB</sub>
(a) PLL, USB (PLL0 ON/PLL1ON)	10.0 MHz	Max 80 MHz	Max 60 MHz	48 MHz
(b) PLL, No USB (PLL0 ON/PLL1OFF)	Max 10.0 MHz	Max 80 MHz	Max 60 MHz	ı
(c) No PLL, No USB (PLL0 OFF/PLL1OFF)	Max 10.0 MHz	Max 10 MHz	Max 10 MHz	_

Note: When using USB, set high-frequency oscillator to 10.0 MHz.

TOSHIBA

#### 3.3.2 SFR

		7	6	5	4	3	2	1	0
	bit Symbol		XTEN	USBCLK1	USBCLK0		WUEF		PRCK
SYSCR0 (10E0H)	Read/write		R/W	R/W	R/W		R/W		R/W
(10201.)	After Reset		1	0	0		0		0
			Low	Select the clo	ck of		Warm-up		Select
			-frequency	USB(f <sub>USB</sub> )			Timer		Prescaler
			oscillator	00:Disable			0: Write		clock
			circuit (fs)	01: Reserved			Don't care		
			0: Stop	10:X1USB			Note3		0: f <sub>SYS</sub> /2
			1: Oscillation	11:f <sub>PLLUSB</sub>			1: Write		1: f <sub>SYS</sub> /8
	Function						start timer		
							0: Read		
							end		
							warm-up		
							1: Read		
							do not end		
			_	_		_	warm-up	_	_
		7	6	5	4	3	2	1	0
SYSCR1 (10E1H)	bit Symbol						GEAR2	GEAR1	GEAR0
	Read/write							R/W	ı
	After Reset						1	0	0
							Select gear v	alue of high fro	equency (fc)
							000: fc		
							001: fc/2		
							010: fc/4		
	Function						011: fc/8		
							100: fc/16		
							101: Reserve	ed	
							110: Reserve		
		7	0	_	4		111: Reserve		0
			6	5	4	3	2	1	0
SYSCR2 (10E2H)	bit Symbol	-	CKOSEL	WUPTM1	WUPTM0	HALTM1	HALTM0		
(TOLZIT)	Read/write	R/W	R/W	R/W	R/W	R/W	R/W		
	After Reset	0	0	1	0	1	1		
		Always	Select	Warm-Up Tir	ner	HALT mode			
		write "0"	CLKOUT	00: reserved		00: Reserved	I		
	Function		0: f <sub>SYS</sub>	01: 2 <sup>8</sup> /inputte		01: STOP mo			
			1: f <sub>S</sub>	10:2 <sup>14</sup> /inputte		10: IDLE1 mo			
				11:2 <sup>16</sup> /inputte	ed frequency	11: IDLE2 mo	ode		

Note1: SYSCR0<br/>bit7><bit3><bit1>,SYSCR1<br/>bit7:3> and SYSCR2<br/>bit1:0> are read as undefined value.

Note2: By reset, low frequency oscillator circuit is enabled.

Note3: Don't write SYSCR0 resiter during warming up. Because the warm-up end flag doesn't become enable if write "0" to SYSCR0<WUEF> bit during warming up.

( Read-modify-write is prohibited for SYSCR0 register during warming up.)

Figure 3.3.3 SFR for system clock

		7	6	5	4	3	2	1	0
EMCCR0	Bit symbol	PROTECT				-	EXTIN	DRVOSCH	DRVOSCL
(10E3H)	Read/Write	R				R/W	R/W	R/W	R/W
	After reset	0				0	0	1	1
		Protect flag				Always	1: External	fc oscillator	fs oscillator
	Function	0: OFF				write "0".	clock	drive ability	drive ability
	Function	1: ON						1: NORMAL	1: NORMAL
								0: WEAK	0: WEAK
EMCCR1	Bit symbol								
(10E4H)	Read/Write								
	After reset		Considerable in		ON/OFF by		:	v and vev	
	Function	Switching the protect ON/OFF by write to following 1 <sup>st</sup> -KEY,2 <sup>nd</sup> -KEY  1 <sup>st</sup> -KEY: EMCCR1=5AH.EMCCR2=A5H in succession write							
EMCCR2	Bit symbol				1=3AH,EMC				
(10E5H)	Read/Write		2 -1	LI. LIVICON	T=ASIT, LIVIC	CNZ=3AITII	1 2000622101	i wiile	
, ,	After reset								
	Function								

Note: In case restarting the oscillator in the stop oscillation state (e.g. Restart the oscillator in STOP mode), set EMCCR0CRVOSCH>, CRVOSCL>="1".

Figure 3.3.4 SFR for system clock

TOSHIBA TMP92CZ26A

0

7 6 5 4 3 2 1 PLLCR0 LUPFG bit symbol **FCSEL** (10E8H) Read/Write R/W R After reset 0 0 Select Lock-up fc-clock timer Function 0: fosch Status flag

> 0 : not end 1 : end

1:fpLL

Note: Be carefull that logic of PLLCR0<LUPFG> is different from 900/L1's DFM.

PLLCR1 (10E9H)

	7	6	5	4	3	2	1	0
bit symbol	PLL0	PLL1	LUPSEL					PLLTIMES
Read/Write	R/W	R/W	R/W					R/W
After reset	0	0	0					0
Function	PLL0 for CPU 0: Off 1: On	PLL1 for USB 0: Off 1: On	Select stage of Lock up counter 0: 12 stage (for PLL0) 1:13 stage (for PLL1)					Select the number of PLL 0: ×12 1: ×16

Figure 3.3.5 SFR for PLL

PxDR (xxxxH)

		7	6	5	4	3	2	1	0				
	bit symbol	Px7D	Px7D         Px6D         Px5D         Px4D         Px3D         Px2D         Px1D         Px0D										
)	Read/Write R/W												
	After reset	1 1 1 1 1 1 1 1											
	Function		Output/Input buffer drive-register for standby-mode										

(Purpose and method of using)

- This register is used to set each pin-status at stand-by mode.
- All ports have this format's register. ("x" means port-name.)
- For each register, refer to 3.5 Function of Ports.
- Before "HALT" instruction is executed, set each register pin-status. They will be effective after CPU executes "HALT" instruction.
- This register is effective in all stand-by modes (IDLE2, IDLE1 or STOP).
- This register is effective when using PMC function. For details, refer to PMC section.

The truth table to control Output/Input-buffer is below.

OE	PxnD	Output buffer	Input buffer
0	0	OFF	OFF
0	1	OFF	ON
1	0	OFF	OFF
1	1	ON	OFF

Note1: OE means an output enable signal before stand-by mode. Basically, PxCR is used as OE.

Note2: "n" in PxnD means bit-number of PORTx.

Figure 3.3.6 SFR for drive register

TOSHIBA TMP92CZ26A

#### 3.3.3 System clock controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O.

SYSCR0<XEN> and SYSCR0<XTEN> control enabling and disabling of each oscillator. SYSCR1<GEAR2:0> sets the high frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8, fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The combination of settings <XEN> = "1", <SYSCK> = "0" and <GEAR2 to 0> = "100" will be PLL-OFF mode and cause the system clock (f<sub>SYS</sub>) to be set to fc/16 after reset.

For example,  $f_{SYS}$  is set to 625 kHz when the 10MHz oscillator is connected to the X1 and X2 pins.

#### (1) Clock gear controller

fsys is set according to the contents of the Clock Gear Select Register SYSCR1<GEAR2: 0> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of fsys reduces power consumption.

```
(Example)

Changing clock gear

SYSCR1 EQU 10E1H

LD (SYSCR1),XXXXXX001B ; Changes system clock fSYS to fc/2
LD (DUMMY),00H Dummy instruction

X: don't care
```

(High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1<GEAR2 to 0> register. It is necessary the warming up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).

```
(Example)
SYSCR1 EQU 10E1H
LD (SYSCR1),XXXXXX010B ; Changes f<sub>SYS</sub> to fc/4
LD (DUMMY),00H ; Dummy instruction
Instruction to be executed after clock gear changed
```

#### 3.3.4 Clock doubler (PLL)

PLL0 outputs the  $f_{PLL}$  clock signal, which is 12 or 16 times as fast as  $f_{OSCH}$ . That is, the low-speed frequency oscillator can be used as external oscillator, even though the internal clock is high-frequency.

Since Reset initializes PLL0 to stop status, setting to PLLCR0 and PLLCR1-register is needed before use.

Like an oscillator, this circuit requires time to stabilize. This is called the lock-up time and it is measured by 12-stage binary counter. Lock-up time is about 0.41ms at  $f_{OSCH} = 10$ MHz.

PLL (PLL1) which is special for USB is build in. Lock-up time is about 0.82ms at  $f_{OSCH} = 10MHz$  measured by 13-stage binary counter.

Note1: Input frequency limitation for PLL

The limitation of input frequency (High frequency oscillation) for PLL is following.

 $f_{OSCH} = X \text{ to } X \text{ MHz (Vcc} = 1.4 \text{ to } 1.6 \text{V)}$ 

Note2: PLLCR0<LUPFG>

The logic of PLLCR0<LUPFG> is different from 900/L1's DFM.

Be careful to judge an end of lock-up time.

Note3: PLLCR1<PLL0>, PLLCR1<PLL1>

It's prohibited to turn ON both PLL0 and PLL1 simultaneously.

If turning ON simultaneously, one PLL should be turn ON after finishing the lock up of the other PLL.

Figure 3.3.7 shows the frequency of  $f_{SYS}$  when using PLL and clock gear at  $f_{OSCH}$  =10MHz.

	f	f	Frequency of f <sub>SYS</sub>						
L	IOSH	T <sub>PLL</sub>	fc	fc/2	fc/4	fc/8	fc/16		
	10MHz	f <sub>OSH</sub> 10MHz	10MHz	5MHz	2.5MHz	1.25MHz	625KHz		
I		×12 120MHz	60MHz	30MHz	15MHz	7.5MHz	3.75MHz		
L		×16 160MHz	80MHz	40MHz	20MHz	10MHz	5MHz		

Figure 3.3.7 The frequency of  $f_{SYS}$  at  $f_{OSH} = 10MHz$ 

The following is a setting example for PLL0-starting and PLL0-stopping.

#### (Example-1) PLL0-starting

PLLCR0 EQU 10E8H PLLCR1 EQU 10E9H

LD (PLLCR1),1XXXXXXXXB ; Enables PLL0 operation and starts lock-up.

LUP: BIT 5,(PLLCR0) ; Detects end of lock-up

LD (PLLCR0), X1XXXXXXB ; Changes fc from 10 MHz to 60 MHz.

X: Don't care


<PLL0>
<FCSEL>

PLL output: f<sub>PLL</sub>

Lockup timer

<LUPFG>

System clock f<sub>SYS</sub>



#### (Example-2) PLL0-stopping

PLLCR0 EQU 10E8H PLLCR1 EQU 10E9H

LD (PLLCR0),X0XXXXXXB ; Changes fc from 60 MHz to10 MHz.

LD (PLLCR1),0XXXXXXXB ; Stop PLL


X: Don't care

<FCSEL>

<PLL0>

PLL0 output: f<sub>PLL</sub>

System clock f<sub>SYS</sub>



Note) PLL1 operates as well.

#### Limitation point on the use of PLL0

1. If you stop PLL operation during using PLL0, you should execute following setting in the same order.

LD (PLLCR0), X0XXXXXXB ; Change the clock  $f_{PLL}$  to  $f_{OSCH}$ 

LD (PLLCR1),0XXXXXXXB ; Stop PLL0

X: Don't care

2. If you shift to STOP mode during using PLL, you should execute following setting in the same order.

LD (SYSCR2),XXXX01XXB ; Set the STOP mode

LD (PLLCR0), X0XXXXXXB ; Change the system clock  $f_{PLL}$  to  $f_{OSCH}$ 

LD (PLLCR1), 0XXXXXXXB ; Stop PLL0

HALT ; Shift to STOP mode

X: Don't care

Examples of settings are below;

(1) Start Up / Change Control

(OK) High frequency oscillator operation mode(fosch) PLL0 start up

PLL0 use mode (f<sub>PLL</sub>)

LD (PLLCR1), 1XXXXXXXB ; PLL0 start up / lock up start

LUP: BIT 5,(PLLCR0)

JR Z,LUP ; Check for the flag of lock up end LD (PLLCR0), X1XXXXXXB ; Change the system clock fOSCH to fPLL

(i ELONO), XIXXXXXX

X: Don't care

(2) Change / Stop Control

(OK) PLL0 use mode (f<sub>PLL</sub>) High frequency oscillator operation mode(f<sub>OSCH</sub>)

PLL0 Stop

LD (PLLCR0),X0XXXXXXB ; Change the system clock fPLL to fOSCH

LD (PLLCR1),0XXXXXXXB ; Stop PLL0

X: Don't care

(OK) PLL0 use mode (f<sub>PLL</sub>) Set the STOP mode

High frequency oscillator operation mode (fosch) PLL stop

HALT(High frequency oscillator stop)

LD (SYSCR2),XXXX01XXB ; Set the STOP mode

(This command can be executed before use of PLL0)

LD (PLLCR0),X0XXXXXXB ; Change the system clock f<sub>PLL</sub> to f<sub>OSCH</sub>

LD (PLLCR1),0XXXXXXXB ; Stop PLL0

HALT ; Shift to STOP mode

X: Don't care

(NG) PLL0 use mode (f<sub>PLL</sub>) Set the STOP mode

HALT(High frequency oscillator stop)

LD (SYSCR2),XXXX01XXB ; Set the STOP mode

(This command can be executed before use of PLL0)

HALT ; Shift to STOP mode

X: Don't care

#### 3.3.5 Noise reduction circuits

Noise reduction circuits are built in, allowing implementation of the following features.


- (1) Reduced drivability for high-frequency oscillator circuit
- (2) Reduced drivability for low-frequency oscillator circuit
- (3) Single drive for high-frequency oscillator circuit
- (4) SFR protection of register contents

These are set in EMCCR0 to EMCCR2 registers.

(1) Reduced drivability for high-frequency oscillator circuit

#### (Purpose)

Reduces noise and power for oscillator when a resonator is used.



(Setting method)

The drivability of the oscillator is reduced by writing "0" to EMCCR0<DRVOSCH> register. By reset, <DRVOSCH> is initialized to "1" and the oscillator starts oscillation by normal-drivability when the power-supply is on.


Note: This function (EMCCR0<DRVODCH>= "0") is available to use in case f<sub>OSCH</sub> = 6 to 10MHz condition.

#### (2) Reduced drivability for low-frequency oscillator circuit

#### (Purpose)

Reduces noise and power for oscillator when a resonator is used.

#### (Block diagram)



#### (Setting method)


The drivability of the oscillator is reduced by writing 0 to the EMCCR0<DRVOSCL> register. By Reset, <DRVOSCL> is initialized to "1".

#### (3) Single drive for high-frequency oscillator circuit

#### (Purpose)

Not need twin-drive and protect mistake-operation by inputted noise to X2 pin when the external-oscillator is used.

#### (Block diagram)



#### (Setting method)

The oscillator is disabled and starts operation as buffer by writing "1" to EMCCR0<EXTIN> register. X2-pin is always outputted"1".

By reset, <EXTIN> is initialized to "0".

Note: Do not write EMCCR0<EXTIN> = "1" when using external resonator.

(4) Runaway provision with SFR protection register

(Purpose)

Provision in runaway of program by noise mixing.

Write operation to specified SFR is prohibited so that provision program in runaway prevents that it is in the state which is fetch impossibility by stopping of clock, memory control register (Memory controller, MMU) is changed.

And error handling in runaway becomes easy by INTP0 interruption.

#### Specified SFR list

1. Memory controller

B0CSL/H, B1CSL/H, B2CSL/H, B3CSL/H, BECSL/H MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3, PMEMCR, MEMCR0, CSTMGCR, WRTMGCR, RDTMGCR0 RDTMGCR1, BROMCR

2. MMU

LOCALPX/PY/PZ, LOCALLX/LY/LZ,
LOCALRX/RY/RZ, LOCALWX/WY/WZ,
LOCALESX/ESY/ESZ, LOCALEDX/EDY/EDZ,
LOCALOSX/OSY/OSZ, LOCALODX/ODY/ODZ

3. Clock gear SYSCR0, SYSCR1, SYSCR2, EMCCR0

4. PLL

PLLCR0,PLLCR1

5. PMC

**PMCCTL** 

#### (Operation explanation)

Execute and release of protection (write operation to specified SFR) becomes possible by setting up a double key to EMCCR1 and EMCCR2 register.

(Double key)

1st-KEY: Succession writes in 5AH at EMCCR1 and A5H at EMCCR2 2nd-KEY: Succession writes in A5H at EMCCR1 and 5AH at EMCCR2

A state of protection can be confirmed by reading EMCCR0<PROTECT>.

By reset, protection becomes OFF.

And INTP0 interruption occurs when write operation to specified SFR was executed with protection on state. \\

## 3.3.6 Standby controller

(1) Halt Modes and Port Drive-register

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP Mode, depending on the contents of the SYSCR2<HALTM1 to 0> register and each pin-status is set according to PxDR-register.

PxDR (xxxxH)

	7	6	5	4	3	2	1	0			
bit symbol	Px7D	Px6D	Px5D	Px4D	Px3D	Px2D	Px1D	Px0D			
Read/Write		R/W									
After reset	1	1 1 1 1 1 1 1 1									
Function			Output/Input	buffer drive-	register for s	Output/Input buffer drive-register for standby-mode					

(Purpose and method of using)

- This register is used to set each pin-status at stand-by mode.
- All ports have this format's register. ("x" means port-name.)
- For each register, refer to 3.5 Function of Ports.
- Before "HALT" instruction is executed, set each register pin-status. They will be effective after CPU executes "HALT" instruction.
- This register is effective in all stand-by modes (IDLE2, IDLE1 or STOP).
- This register is effective when using PMC function. For details, refer to PMC section.

The truth table to control Output/Input-buffer is below.

OE	PxnD	Output buffer	Input buffer
0	0	OFF	OFF
0	1	OFF	ON
1	0	OFF	OFF
1	1	ON	OFF

Note1: OE means an output enable signal before stand-by mode. Basically, PxCR is used as OE.

Note2: "n" in PxnD means bit-number of PORTx.

The subsequent actions performed in each mode are as follows:

a.IDLE2: Only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode by setting the following register.

Table 3.3.2 shows the registers of setting operation during IDLE2 mode.

Table 3.3.2 SFR setting operation during IDLE2 mode

<u> </u>	
Internal I/O	SFR
TMRA01	TA01RUN <i2ta01></i2ta01>
TMRA23	TA23RUN <i2ta23></i2ta23>
TMRA45	TA45RUN <i2ta45></i2ta45>
TMRA67	TA67RUN <i2ta67></i2ta67>
TMRB0	TB0RUN <i2tb0></i2tb0>
TMRB1	TB1RUN <i2tb1></i2tb1>
SIO0	SC0MOD1 <i2s0></i2s0>
SBI	SBIBR0 <i2sbi></i2sbi>
A/D converter	ADMOD1 <i2ad></i2ad>
WDT	WDMOD <i2wdt></i2wdt>

b.IDLE1: Only the oscillator, RTC (real-time clock), and MLD continue to operate.

c. STOP: All internal circuits stop operating.

Halt Mode IDLE2 IDLE1 STOP SYSCR2 < HALTM1:0> 11 10 01 CPU, MAC Stop Depends on PxDR register setting I/O ports TMRA, TMRB SIO,SBI Available to select A/D converter Operation block Block **WDT** Stop 12S, LCDC, SDRAMC, Interrupt controller, SPIC, DMAC, NDFC, Operate USB

The operation of each of the different Halt Modes is described in Table 3.3.3.

Table 3.3.3 I/O operation during Halt Modes

#### (2) How to release the Halt mode

RTC, MLD

These HALT states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination between the states of interrupt mask register <IFF2:0> and the halt modes. The details for releasing the HALT status are shown in Table 3.3.4.

Operate

#### • Released by requesting an interrupt

The operating released from the halt mode depends on the interrupt enabled status. When the interrupt request level set before executing the HALT instruction exceeds the value of interrupt mask register, the interrupt due to the source is processed after releasing the halt mode, and CPU status executing an instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the halt mode is not executed.(in non-maskable interrupts, interrupt processing is processed after releasing the halt mode regardless of the value of the mask register.) However only for INTO to INT5, INT6, INT7(unsynchronous interrupt), INTKEY,INTRTC, INTALM interrupts, even if the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the halt mode is executed. In this case, interrupt processing, and CPU starts executing the instruction next to the HALT instruction, but the interrupt request flag is held at "1".

#### Releasing by resetting

Releasing all halt status is executed by resetting.

When the STOP mode is released by RESET, it is necessary enough resetting time to set the operation of the oscillator to be stable.

When releasing the halt mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the "HALT" instruction is executed.)

	Status of Received Interrupt			errupt Enable			•	Interrupt Disabled		
			(interrupt level) ≥ (interrupt mask)			(interrupt level) < (interrupt mask)				
	Halt mode		IDLE2	IDLE1	STOP	IDLE2	IDLE1	STOP		
		INTWDT	0	×	×	_	-	-		
		INT0 to 5 (Note1) INTKEY	<b>©</b>	<b>©</b>	⊚ <sup>*1</sup>	0	0	0*1		
(I)		INTUSB	0	⊚ <sup>*2</sup>	×	0	0*2	×		
of Halt state clearance		INT6 to 7(PORT) (Note1)	0	0	*1 ⊚	0	0	o*1		
lear		INT6 to 7(TMRB)	0	×	×	×	×	×		
ate c	rupt	INTALM, INTRTC	0	0	×	0	0	×		
lt sta	nterrupt	INTTA0 to 7, INTTP0								
Hal	_	INTTB00 to 01, INTTB10 to 11								
o of		INTRX,INTTX, INTSBI								
Source		INTI2S0 to 1, INTLCD,	<b>©</b>	×	×	×	×	×		
Sou		INTAD, INTADHP		^	^	^	^	^		
		INTSPIRX,INTSPITX								
		INTRSC, INTRDY								
	INTDMA0 to 5									
		RESET			Reset initializ	es the LSI				


Table 3.3.4 Source of Halt state clearance and Halt clearance operation

- ©: After clearing the Halt mode, CPU starts interrupt processing.
- O: After clearing the Halt mode, CPU resumes executing starting from instruction following the HALT instruction.
- x: It can not be used to release the halt mode.
- -: The priority level (interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. There is not this combination type.
- \*1: Releasing the halt mode is executed after passing the warmming-up time.
- \*2: 6 interrupts of all 24 INTUSB sources can release Halt state from IDLE1 mode. Therefore, the system of low power dissipation can be built. However, the way of use is limited as below.
  - Shift to IDLE1 mode:
     Execute Halt instruction when the flag of INT\_SUS or INT\_CLKSTOP is "1" ( SUSPEND state )
  - Release from IDLE1 mode:
     Release Halt state by the request of INT\_RESUME or INT\_CLKON ( request of release SUSPEND )
     Release Halt state by the request of INT\_URST\_STR or INT\_URST\_END ( request of RESET )

Note1: When the Halt mode is cleared by an INT0 interrupt of the level mode in the interrupt enabled status, hold level H until starting interrupt processing. If level L is set before holding level L, interrupt processing is correctly started.

(Example - releasing IDLE1 Mode)

An INT0 interrupt clears the Halt state when the device is in IDLE1 Mode.



## (3) Operation

## a. IDLE2 Mode

In IDLE2 Mode, only specific internal I/O operations, as designated by the IDLE2 Setting Register, can take place. Instruction execution by the CPU stops.

Figure 3.3.8 illustrates an example of the timing for clearance of the IDLE2 Mode Halt state by an interrupt.




Figure 3.3.8 Timing chart for IDLE2 Mode Halt state cleared by interrupt

#### b. IDLE1 Mode

In IDLE1 Mode, only the internal oscillator and the RTC and MLD continue to operate. The system clock stops.

In the Halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the Halt state (i.e. restart of operation) is synchronous with it.

Figure 3.3.9 illustrates the timing for clearance of the IDLE1 Mode Halt state by an interrupt.




Figure 3.3.9 Timing chart for IDLE1 Mode Halt state cleared by interrupt

#### c. STOP Mode

When STOP Mode is selected, all internal circuits stop, including the internal oscillator.

After STOP Mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize.

Figure 3.3.10 illustrates the timing for clearance of the STOP Mode Halt state by an interrupt.




Figure 3.3.10 Timing chart for STOP Mode Halt state cleared by interrupt

Table 3.3.5 Example of warming-up time after releasing STOP-mode

©f<sub>OSCH</sub> =10 MHz

SYSCR2<WUPTM1:0>

01 (2<sup>8</sup>)

10 (2<sup>14</sup>)

11 (2<sup>16</sup>)

25.6 us

1.6384 ms

6.5536 ms

Table 3.3.6 Input Buffer State Table

			able 3.3.0 mp		Buffer State			
				•		HALT mode (II	DLE2/1/STOP	)
Port Name	Input Function		When the CP	U is operating	<pxdr>=1</pxdr>		<pxdr>=0</pxdr>	
	Name	During Reset	When Used as function Pin	When Used as Input port	When Used as function Pin	When Used as Input port	When Used as function Pin	When Used as Input port
D0-D7	D0-D7	OFF	ON upon	_		_		_
P10-P17	D8-D15	16bit Start OFF Boot Start ON	external read		OFF		OFF	
P60-P67	-	16bit Start OFF Boot Start ON	-		-		-	
P71-P74	_		_		_		_	
P75	NDR/W		ON		ON		OFF	
P76	WAIT				0.1		• • •	
P90	-		_		_		-	
P91	RXD0							
P92	CTS0 ,SCLK0		ON	ON	ON		OFF	
P96 *1	INT4							-
P97	-	ON	_		-	ON	_	
PA0-PA7 *1	KI0-7							
PC0	INTO		ON		ON		055	
PC1	INT1,TA0IN		ON		ON		OFF	
PC2	INT2							
PC3 PC4-PC7	INT3,TA2IN –					1		-
PF0-PF5			_	-			-	
PG0-PG2								1
PG4,PG5 *2	_	OFF	_	ON upon port	_	OFF	-	
PG3 *2	ADTRG		ON	read	ON		ON	1
PJ5-PJ6	_							OFF
PN0-PN7	_		_		-		-	
PP1-PP2	_			-				-
PP3	INT5						OFF	
PP4	INT6,TB0IN0		ON		ON			
PP5	INT7,TB1IN0		OIV			-		
PR0	SPDI							
PR1-PR3	-							
PT0-PT7	-		_		-		-	
PU0-PU4,	_							
PU6,PU7		ON		ON		ON		-
PU5	_							
PV0-PV2 PV6-PV7	- -							
PW0-PW7	SDA, SCL						OFF	
PX5	X1USB							
PX7	_		ON		ON			
PZ0-PZ5	EI_PODDATA, EI_SYNCLK, EI_PODREQ, EI_REFCLK, EI_TRGIN, EI_COMRESET						ON	
PZ6-PZ7	-		_		_	1	_	1
DBGE	_		1					
D+, D-	_			• •	011			
RESET	_			Al	ways ON			
AM0,AM1	_							
X1,XT1	_					IDLE2/DL	E1: ON	
					i e			

ON: The buffer is always turned on. A current flows the input buffer if the input \*1: Port having a pull-up/pull-down resistor.

pin is not driven.

 $\ensuremath{^{\star}}\xspace$  2: AIN input does not cause a current to flow through the buffer.

OFF: The buffer is always turned off.

- : No applicable

Table 3.3.7 Output buffer State Table (1/2)

			J.J.7 Outpu		ut Buffer State					
						In HALT mode (II	DLE2/1/STOP)			
	Output Function		When the CP	U is operating	<pxd< td=""><td></td><td colspan="3">HALT mode (IDLE2/1/STOP) -=1 <pxdr>=0</pxdr></td></pxd<>		HALT mode (IDLE2/1/STOP) -=1 <pxdr>=0</pxdr>			
Port Name	Name	During Reset	When Used	When Used	When Used	When Used	When Used			
		Burning Rooot	as function	as Output	as function	as Output	as function	as Output		
			Pin	port	Pin	port	Pin	port		
D0-7	D0-7	OFF		-		-		-		
		16bit Start ON	ON upon		OFF					
P10-17	D8-15	Boot Start OFF	external write	ON		ON				
P40-P47	A0-A7									
P50-P57	A8-A15	ON								
P60-67	A16-A23	16bit Start ON								
P60-67		Boot Start OFF					OFF			
P70	RD	ON	ON		ON					
P71	WRLL , NDRE		ON		ON					
P72	WRLU , NDWE									
P73	EA24	OFF								
P74	EA25									
P75	R/W									
P76			_	<b>-</b>	_		_	OFF		
P80	CS0			ON		ON				
P81	CS1 , SDCS									
P82	CS2, CSZA,									
Doa	SDCS	ON					OFF			
P83 P84	CS3 , CSXA CSZB	ON	ON		ON					
P85	CSZC									
P86	CSZD , ND0CE									
P87	CSXB , ND1CE									
P90	TXD0									
P91	- -	OFF	_		_		_			
P92	SCLK0	011			_					
P96	PX		ON		ON		OFF			
P97	PY			_		_		_		
PC0-PC3	_		_		_		_			
PC4	EA26									
PC5	EA27									
PC6	EA28									
PC7	KO8	OFF	OFF	OFF						
PF0	I2S0CKO			ON		ON		OFF		
PF1	I2S0DO			ON						
PF2	I2S0WS			]						
PF3	I2S1CKO									
PF4	I2S1DO									
PF5	I2S1WS									
PF7	SDCLK	ON			]					
PG2	MX	OFF		_				_		
PG3	MY	J. 1			1					
PJ0	SDRAS , SRLLB									
PJ1	SDCAS , SRLUB		ON		ON		OFF			
PJ2	SDWE , SRWR	ON	J.,		0		<b>.</b>			
PJ3	SDLLDQM									
PJ4	SDLUDQM									
PJ5	NDALE	OFF								
PJ6	NDCLE									
PJ7	SDCKE			211		<b></b>		0.55		
PK0	LCP0			ON		ON		OFF		
PK1	LLOAD									
PK2	LFR									
PK3	LVSYNC	ON								
PK4	LHSYNC									
PK5	LGOE0									
PK6 PK7	LGOE1 LGOE2									
PL0-PL7	LGOE2 LD0-LD7									
FLU-PL/	LUU-LU/				<u> </u>		<u> </u>	<u> </u>		

Table 3.3.8 Output buffer state table (2/2)

			0.0.0 Output		ut Buffer State				
				<u> </u>	i	HALT mode (II	DI F2/1/STOP	)	
D (N)	Output Function		When the CP	U is operating		<pxdr>=1</pxdr>		R>=0	
Port Name	Name	During Reset	When Used	When Used	When Used	When Used	When Used		
		Ū	as function	as Output	as function	as Output	as function	as Output	
			Pin	port	Pin	port	Pin	port	
PM1	MLDALM,TA1OUT								
PM2	MLDALM , ALARM	ON							
PM7	PWE								
PN0-PN7	KO0-KO7		ON		ON		OFF		
PP1	TA3OUT								
PP2	TA5OUT	OFF							
PP3	TA7OUT								
PP4-PP5	_		_		_		_		
PP6	TB0OUT0	ON	ON		ON		OFF		
PP7	TB1OUT0	ON	ON		ON		OH		
PR0	-		-		_		_		
PR1	SPDO								
PR2	SPCS		ON						
PR3	SPCLK						OFF		
PT0-PT7	LD8-LD15			ON	ON		OFF		
PU0-PU6	LD16-LD22	OFF	ON		ON	ON		OFF	
DUZ	LD23								
PU7	EO_TRGOUT					ON			
PV0	SCLK0						OFF		
PV1	_								
PV2	_		_		_		-		
PV3-PV4	_	ON							
PV6	SDA		011		611		055		
PV7	SCL	OFF	ON		ON		OFF		
PW0-PW7	_		_		_		_		
PX4	CLKOUT, LDIV	ON	ON		ON		OFF		
PX5	_								
PX7	_		_		_		_		
PZ0-PZ5	_	OFF							
PZ6-PZ7	EO_MCUDATA, EO_MCUREQ		ON		ON		ON		
D+, D-	_	OFF		Ol	N/OF depend on I	JSBC operation	•		
			-		•	•	IDLE2	/1:ON,	
X2	_				utput "H"				
\/=-		Always ON					Always ON IDLE2/1:ON,		
XT2	_						STOP: output "HZ"		

ON: The buffer is always turned on. When the bus is released, \*1: Port having a pull-up/pull-down resistor. however, output buffers for some pins are turned off.

OFF: The buffer is always turned off.

- : No applicable

# 3.4 Boot ROM

The TMP92CZ26A contains boot ROM for downloading a user program, and supports two kinds of downloading methods.

# 3.4.1 Operation Modes

The TMP92CZ26A has two operation modes: MULTI mode and BOOT mode. The operation mode is selected according to the AM1 and AM0 pin levels when  $\overline{\text{RESET}}$  is asserted.

 $(1) \quad MULTI \ mode: \quad \ \ After \ reset, \ the \ CPU \ fetches \ instructions \ from \ external \ memory \ and$ 

executes them.

(2) BOOT mode: After reset, the CPU fetches instructions from internal boot ROM

and executes them. The boot ROM loads a user program into internal RAM from USB, or via UART, and then branches to the internal RAM. In this way the user program starts boot operation. Table 3.4.2

shows an outline of boot operation.

Table 3.4.1 Operation Modes

Mode Setting Pins		Operation Mode				
RESET	AM1	AM0	Operation Mode			
	0	1	MULTI	Start from external 16-bit bus memory		
1	1	0	TEST (Setting prohibited)			
	1	1	BOOT (Start from internal boot ROM)			
	0	0	TEST (Setting prohibited)			

Table 3.4.2 Outline of Boot Operation

Name	Priority		Loading		Operation after
ivame	Filolity	Source	I/F	Destination	Loading
(a)	1	PC (UART)	UART	Internal RAM	Branch to internal
(b)	2	PC (USB_HOST)	USB	IIIIGIIIdi KAW	RAM


## 3.4.2 Hardware Specifications of Internal Boot ROM

## (1) Memory map

Figure 3.4.1 shows a memory map of BOOT mode.

The boot ROM incorporated in the TMP92CZ26A is an 8-Kbyte ROM area mapped to addresses 3FE000H to 3FFFFFH.

In MULTI mode, the boot ROM is not mapped and the above area is mapped as an external area.



Note: BROMCR<VACE> = "1": (B) when booting BROMCR<VACE> = "0": (A) when multi mode

Figure 3.4.1 Memory Map of BOOT Mode


#### (2) Switching the boot ROM area to an external area

After the boot sequence is executed in BOOT mode, an application system program may start running without a reset being asserted. In this case, it is possible to switch the boot ROM area to an external area.

## 3.4.3 Outline of Boot Operation

The method for downloading a user program can be selected from two types: from UART, or via USB.

After reset, the boot program on the internal boot ROM executes as shown in Figure 3.4.2. Regardless of the downloading method used, the boot program downloads a user program into the internal RAM and then branches to the internal RAM. Figure 3.4.3 shows how the boot program uses the internal RAM (common to all the downloading methods).



- Note 1: To download a user program via USB, a USB device driver and special application software are needed on the PC.
- Note 2: To download a user program via UART, special application software is needed on the PC.
- Note 3: The (a), (b) in the above flowchart indicate points where the settings of external port pins are changed. For details, see Table 3.4.3.

Figure 3.4.2 Flowchart for Internal Boot ROM Operation




Figure 3.4.3 How the Boot Program Uses Internal RAM

# (1) Port settings

Table 3.4.3 shows the port settings by the boot program. When designing your application system, please also refer to Table 3.4.4 for recommended pin connections for using the boot program.

The boot program only sets the ports shown in the table below; other ports are left as they are after reset or at startup of the boot program.

Table 3.4.3 Port Settings by the Boot Program

Dowl	Name	Function I/O		Description			
Poli	IName	Name	1/0	(a)	(b)	(c)	
UART	P90	TXD0	Output	No change from after reset state (input port)	No change from (a)	Set as TXD0 output pin	
	P91	RXD0	Input	Set as RXD0 input pin		No change from (b)	
USB		D+	I/O		No change		
		D-	I/O		No change		
	PU6	PUCTL	Output	No change from after reset state (input port)	Set as output port	No change from (b)	

Table 3.4.4 Recommended Pin Connections

Port I	Name	Function	I/O	Recommended Pin Connection	ns for Each Download Method
POILI	varrie	Name	1/0	UART	USB
UART	P90	TXD0	Output	Connect to the level shifter.	No special setting is needed for booting via USB.
	P91	RXD0	Input		Add a pull-up resistor (100 $k\Omega$ recommended) to prevent transition to UART processing.
USB		D+	I/O	No special setting is needed for booting via UART.	Connect to the USB connector by adding a dumping resistor $(27\Omega)$ recommended) and a programmable pull-up resistor $(1.5 \text{ k}\Omega)$ recommended). When USB is not accessed, the pin level should be fixed with a resistor to prevent flow-through current.
		D-	I/O	If USB is not used, add a pull-up or pull-down resistor to prevent flow-through current on the D+/D- pins.	Connect to the USB connector by adding a dumping resistor $(27\Omega \text{ recommended})$ . When USB is not accessed, the pin level should be fixed with a resistor to prevent flow-through current.
	PU6	PUCTL	Output	-	This pin is used to control ON/OFF of the D+ pin's pull-up resistor. Add a switch externally so that the pull-up is turned on when "1". Reset sets this pin as an input port, so add a pull-down resistor (100 kΩ recommended).

Note 1: When a user program is downloaded from UART and USB is used in the system, the pull-up resistor for USB's D+ pin should not be turned on in BOOT mode.

- Note 2: When a user program is downloaded via USB, do not start the UART application software on the PC.
- Note 3: When a user program is downloaded via UART, do not connect a USB connector.
- Note 4: When USB is not used, the D+ and D- pins must be pulled up or down to prevent flow-through current.

# (2) I/O register settings

Table 3.4.5 shows the I/O registers that are set by the boot program.

After the boot sequence, if execution moves to an application system program without a reset being asserted, the settings of these I/O registers must be taken into account. Also note that the registers in the CPU and the internal RAM remain in the state after execution of the boot program.

Table 3.4.5 I/O Register Settings by Boot Program


Register Name	Set Value	Description
WDMOD	00H	Watchdog timer not active
WDCR	B1H	Watchdog timer disabled
SYSCR0	70H	High-frequency and low-frequency oscillators operating
SYSCR1	00H	Clock gear = 1/1
SYSCR2	2CH	Initial value
PLLCR0	00H	PLL clock not used
PLLCR1	00H	Normally PLL is disabled.
	or	However, only in the case of booting via USB, PLL is
	60H	activated for USB.
INTEUSB	04H	USB interrupt level setting
INTETC01	44H	INTTC interrupt level setting

Note: The values to be set in the I/O registers for UART and USB are not described here. If these functions are needed in a user program, set each I/O register as necessary.

# 3.4.4 Downloading a User Program via UART

#### (1) Connection example

Figure 3.4.4 shows an example of connections for downloading a user program via UART (using a 16-bit NOR Flash memory device as program memory).



Note: When USB is not used, add a pull-up or pull-down resistor to the D+ and D- pins to prevent flow-through current.

Figure 3.4.4 UART Connection Example

## (2) UART interface specifications

SIO channel 0 is used for downloading a user program.

The UART communication format in BOOT mode is shown below. Before booting, the PC must also be set up with the same conditions.

Although the default baud rate is 9600 bps, this can be changed as shown in Table 3.4.8.

Serial transfer mode: : UART (asynchronous) mode, full-duplex

Data length : 8 bits
Parity bit : None
STOP bit : 1 bit
Handshake : None
Baud rate (default) : 9600 bps

#### (3) UART data transfer format

Table 3.4.6 to Table 3.4.11 show the supported frequencies, data transfer format, baud rate modification command, operation command, and version management information, respectively.

Please also refer to the description of boot program operation later in this section.

Table 3.4.6 Supported Frequencies (X1)

		- 1 (	,
6.00 MHz	8.00 MHz	9.00 MHz	10.00 MHz

Note: The built-in PLL (clock multiplier) is not used regardless of the oscillation frequency.

Table 3.4.7 Transfer Format

	Byte Number to Transfer	Transfer data from PC to TMP92CZ26A	Baud Rate	Transfer data from TMP92CZ26A to PC
Boot ROM	1st byte 2nd byte	Matching data (5AH)	9600 bps	- (Frequency measurement and baud rate auto setting) OK: Echo back data (5AH) Error: No transfer
	3rd byte to 6th byte	_		Version management information (See Table 3.4.10)
	7th byte 8th byte 9th byte	Baud rate modification command (See Table 3.4.8.)		Frequency information  - OK: Echo back data
	10th byte	User program Intel Hex format (binary)	New baud rate	Error: Error code x 3  NG: Operation stop by checksum error
	(n – 4)th byte (n – 3)th byte	_		OK: SUM (High) (See (4)-c).)
	(n – 2)th byte (n – 1)th byte	User program start command (C0H) (See Table 3.4.9.)		OK: SUM (Low)  - OK: Echo back data (C0H)
RAM	n'th byte	Branch to user program start address		Error: Error code x 3

"Error code x 3" means that the error code is transmitted three times. For example, if the error code is 62H, the TMP92CZ26A transmits 62H three times. For error codes, see (4)-b).

Table 3.4.8 Baud Rate Modification Command

Baud Rate (bps)	9600	19200	38400	57600	115200
Modification Command	28H	18H	07H	06H	03H

Note 1: If fOSCH (oscillation frequency) is 10.0 MHz, 57600 and 115200 bps are not supported.

Note 2: If fOSCH (oscillation frequency) is 6.00, 8.00, or 9.00 MHz, 38400, 57600, and 115200 bps are not supported.

Table 3.4.9 Operation Command

Operation Command	Operation
C0H	User program start

Table 3.4.10 Version Management Information

Version Information	ASCII Code
FRM1	46H, 52H, 4DH, 31H

Table 3.4.11 data of measuring frequency

X1-X2 oscillator frequency (MHz)	6.000	8.000	9.000	10.000
	09H	0AH	08H	0BH

#### (4) Description of the UART boot program operation

The boot program receives a user program sent from the PC via UART and transfers it to the internal RAM. If the transfer ends normally, the boot program calculates SUM and sends the result to the PC before executing the user program. The execution start address is the first address received. The boot program enables users to perform customized on-board programming.

When UART is used to download a user program, the maximum allowed program size is 282 Kbytes (3000H – 49800H). (The extended Intel Hex format is supported.)

## a) Operation procedure

- 1. Connect the serial cable. This must be done before the microcontroller is reset.
- 2. Set the AM1 and AM0 pins to "1" and reset the microcontroller.
- 3. The receive data in the 1st byte is matching data (5AH). Upon starting in BOOT mode, the boot program goes to a state in which it waits for matching data. When matching data is received, the initial baud rate of the serial channel is automatically set to 9600 bps.
- 4. The 2nd byte is used to echo back 5AH to the PC upon completion of the automatic baud rate setting in the 1st byte. If automatic baud rate setting fails, the boot program stops operation.
- 5. The 3rd through 6th bytes are used to send the version management information of the boot program in ASCII code. The PC should check that the correct version of the boot program is used.
- 6. The 7th byte is used to send information on the measured frequency. The PC should check that the frequency of the resonator is measured correctly.
- 7. The receive data in the 8th byte is baud rate modification data. The five kinds of baud rate modification data shown in Table 3.4.8 are available. Even when

- the baud rate is not changed, the initial baud rate data (28H: 9600 bps) must be sent. Baud rate modification becomes effective after the echo back transmission is completed.
- 8. The 9th byte is used to echo back the received data to the PC when the data received in the 8th byte is one of the baud rate modification data corresponding to the operating frequency of the microcontroller. Then, the baud rate is changed. If the received baud rate data does not correspond to the operating frequency, the boot program stops operation after sending the baud rate modification error code (62H).
- 9. The receive data in the 10th to (n-4)th bytes is received as binary data in Intel Hex format. No echo back data is returned to the PC.
  - The boot program ignores received data and does not send error code to the PC until it receives the start mark (3AH for ":") of Intel Hex format. After receiving the start mark, the boot program receives a range of data from record length to checksum and writes the received data to the specified RAM addresses successively.
  - If a receive error or checksum error occurs, the boot program stops operation without sending error code to the PC.
  - The boot program executes the SUM calculation routine upon detecting the end record. Thus, after sending the end record, the PC should be placed in a state in which it waits for SUM data.
- 10. The (n-3)th and (n-2)th bytes are used to send the SUM value to the PC in the order of upper byte and lower byte. For details on how to calculate SUM, see "SUM calculation" to be described later. SUM calculation is performed after detecting the end record only when no receives error or checksum error has occurred. Immediately after SUM calculation is completed, the boot program sends the SUM value to the PC. After sending the end record, the PC should determine whether or not writing to RAM has completed successfully based on whether or not the SUM value is received from the boot program.
- 11. After sending the SUM value, the boot program waits for the user program start command (C0H). If the SUM value is correct, the PC should send the user program start command in the (n-1)th byte.
- 12. The n'th byte is used to echo back the user program start command to the PC. After sending the echo back data, the boot program sets the stack pointer to 4A000H and jumps to the address that is received first as Intel Hex format data.
- 13. If the user program start command is not correct or a receive error has occurred, the boot program stops operation after sending the error code to the PC three times.

### b) Error codes

The boot program uses the error codes shown in Table 3.4.12 to notify the PC of its processing status.

Table 3.4.12 Error Codes

Error Code	Meaning
62H	Unsupported baud rate
64H	Invalid operation command
A1H	Framing error in received data
A3H	Overrun error in received data


Note 1: If a receive error occurs while a user program is being received, no error code will be sent to the PC.

Note 2: After sending an error code, the boot program stops operation.

#### c) SUM calculation

#### 1. Calculation method

SUM is calculated by adding data in bytes and is returned in words, as explained below.



## 2. Data to be calculated

SUM is calculated from the data at the first received address through the last received address.

Even if received addresses are not continuous, unwritten addresses are also included in SUM calculation. The user program should not contain unwritten gaps.

- d) Notes on Intel Hex format (binary)
  - 1. After receiving the checksum of a record, the boot program waits for the start mark (3AH for ":") of the next record. If data other than 3AH is received between records, it is ignored.
  - 2. Once the PC program has finished sending the checksum of an end record, it must wait for 2 bytes of data (upper and lower bytes of SUM) before sending any other data. This is because after receiving the checksum of an end record, the boot program calculates SUM and returns the result to the PC in 2 bytes.
  - 3. Writing to areas other than internal RAM may cause incorrect operation. To transfer a record, set the paragraph address to 0000H.
  - 4. Since the address pointer is initially set to 00H, the record type to be transferred first does not have to be an address record.
  - 5. Addresses 3000H to 49800H are allocated as the user program download area.
  - 6. A user program in Intel Hex format (ASCII codes) must be converted into binary data in advance, as explained in the example below.

Example: How to convert an Intel Hex file into binary format

The following shows how an Intel Hex format file is displayed on a text editor.

: 10300000607F100030000F201030000B1F16010B7

: 0000001FF


However, the actual data consists of ASCII codes, as shown below.

3A313033303030303030363037463130303033330303030463230313033303030 423146313630313042370D0A3A303030303030303146460D0A

Thus, the ASCII codes must be converted into binary data based on the conversion rules shown in the table below.

ASCII Code	Binary Data
3A	3A (Only 3A remains the same.)
30 to 39	0 to 9
41 or 61	А
42 or 62	В
43 or 63	С
44 or 64	D
45 or 65	E
46 or 66	F
0D0A	Delete

#### Intel Hex format



### e) User program receive error

If either of the following error conditions occurs while a user program is being received, the boot program stops operation.

If the record type is other than 00H, 01H, or 02H

If a checksum error occurs

#### f) Measured frequency/baud rate error

When the boot program receives matching data, it measures the oscillation frequency. If an error is within plus or minus 3%, the boot program decides on that frequency.

Each baud rate includes a setting error as shown in Table 3.4.13. For example, in the case of  $10.00\,MHz$  /9600 bps, the baud rate is actually set at 9615.38 bps. To establish communication, the sum of the baud rate setting error and the measured frequency error must be within plus or minus 3 %.

Table 3.4.13 Baud Rate Setting Errors (%)

	9600 bps	19200 bps	38400 bps	57600 bps	115200 bps
6.000 MHz	0.2	0.2	-	-	-
8.000 MHz	0.2	0.2	-	-	-
9.000 MHz	0.2	-0.7	-	-	_
10.000 MHz	0.2	0.2	-1.4	-	_

-: Not supported

# (5) Others

a) Handshake function

Although the  $\overline{\text{CTS}}$  pin is available in the TMP92CZ26A, the boot program does not use it for transfer control.

b) RS-232C connector

The RS-232C connector must not be connected or disconnected while the boot program is running.


c) Software on the PC

When downloading a user program via UART, special application software is needed on the PC.

## 3.4.5 Downloading a User Program via USB

## (1) Connection example

Figure 3.4.5 shows an example of connections for downloading a user program via USB (using a 16-bit NOR Flash memory device as program memory).



- Note 1: The value of pull-up and pull-down resistors are recommended values.
- Note 2: The PU6 and LD22 pins are assigned as PUCTL (pull-up control) output for USB. Be careful about this if the system uses the 24-bit TFT display function.
- Note 3: Since the input gates of the D+ and D- pins are always open even at unused (unaccessed) times, these pins must be set to a fixed level to prevent flow-through current. Although the level setting is not specified in the above diagram, be sure to fix the level of the D+ and D- pins by referring to the chapter on USB.

Figure 3.4.5 USB Connection Example

#### (2) USB interface specifications

When a user program is downloaded via USB, the oscillation frequency should be set to 10.00 MHz. The transfer speed should be fixed to full speed (12 Mbps).

The boot program uses the following two transfer types.

Table 3.4.14 Transfer Types Used by the Boot Program

Transfer Type	Description
Control Transfer	Used for transmitting standard requests and vendor requests.
Bulk Transfer	Used for responding to vendor requests and transmitting a user program.

The following shows an overview of the USB communication flow.




Figure 3.4.6 Overall Flowchart

Table 3.4.15 Vendor Request Commands

Command Name	Value of bRequest	Operation	Notes
Microcontroller information command	00H	Send microcontroller information	Microcontroller information data is sent by bulk IN transfer after the setup stage is completed.
User program transfer start command	02H	Receive a user program	Set the size of a user program in windex.  The user program is received by bulk OUT transfer after the setup stage is completed.
User program transfer result command	04H	Send the transfer result	Transfer result data is sent by bulk IN transfer after the setup stage is completed.

Table 3.4.16 Setup Command Data Structure

Field Name	Value	Meaning	
bmRequestType	40H	D7 0: Host to Device	
		D6-D5 2: Vendor	
		D4-D0 0: Device	
bRequest	00H, 02H, 04H	00H: Microcontroller information	
		02H: User program transfer start	
		04H: User program transfer result	
wValue	00H~FFFFH	Own data number	
		(Not used by boot program)	
wIndex	00H~FFFFH	User program size	
		(Used when starting a user program transfer)	
wLength	0000H	Fixed	

Table 3.4.17 Standard Request Commands

Standard Request	Response Method
GET_STATUS	Automatic response by hardware
CLEAR_FEATURE	Automatic response by hardware
SET_FEATURE	Automatic response by hardware
SET_ADDRESS	Automatic response by hardware
GET_DISCRIPTOR	Automatic response by hardware
SET_DISCRIPTOR	Not supported
GET_CONFIGRATION	Automatic response by hardware
SET_CONFIGRATION	Automatic response by hardware
GET_INTERFACE	Automatic response by hardware
SET_INTERFACE	Automatic response by hardware
SYNCH_FRAME	Ignored

Table 3.4.18 Information Returned by GET\_DISCRIPTOR

# DeviceDescriptor

Field Name	Value	Meaning
Blength	12H	18 bytes
BdescriptorType	01H	Device descriptor
BcdUSB	0110H	USB Version 1.1
BdeviceClass	00H	Device class (Not in use)
BdeviceSubClass	00H	Sub command (Not in use)
BdeviceProtocol	00H	Protocol (Not in use)
BmaxPacketSize0	40H	EP0 maximum packet size (64 bytes)
IdVendor	0930H	Vendor ID
IdProduct	6504H	Product ID (0)
BcdDevice	0001H	Device version (v0.1)
Imanufacturer	00H	Index value of string descriptor indicating manufacturer name
Iproduct	00H	Index value of string descriptor indicating product name
IserialNumber	00H	Index value of string descriptor indicating product serial number
BnumConfigurations	01H	There is one configuration.

# ConfigrationDescriptor

Field Name	Value	Meaning
bLength	09H	9 bytes
bDescriptorType	02H	Configuration descriptor
wTotalLength	0020H	Total length (32 bytes) which each descriptor of both configuration descriptor, interface and endpoint is added.
bNumInterfaces	01H	There is one interface.
bConfigurationValue	01H	Configuration number 1
iConfiguration	00H	Index value of string descriptor indicating configuration name (Not in use)
bmAttributes	80H	Bus power
MaxPower	31H	Maximum power consumption (49 mA)

# InterfaceDescriptor

Field Name	Value	Meaning
bLength	09H	9 bytes
bDescriptorType	04H	Interface descriptor
bInterfaceNumber	00H	Interface number 0
bAlternateSetting	00H	Alternate setting number 0
bNumEndpoints	02H	There are two endpoints.
bInterfaceClass	FFH	Specified device
bInterfaceSubClass	00H	
bInterfaceProtocol	50H	Bulk only protocol
ilinterface	00H	Index value of string descriptor indicating interface name (Not in use)

# EndpointDescriptor

Field Name	Value	Meaning
<endpoint1></endpoint1>		
blength	07H	7 bytes
bDescriptorType	05H	Endpoint descriptor
bEndpointAddress	01H	EP1= OUT
bmAttributes	02H	Bulk transfer
wMaxPacketSize	0040H	Payload 64 bytes
bInterval	00H	(Ignored for bulk transfer)
<endpoint2></endpoint2>		
bLength	07H	7 bytes
bDescriptor	05H	Endpoint descriptor
bEndpointAddress	82H	EP2 = IN
bmAttributes	02H	Bulk transfer
wMaxPacketSize	0040H	Payload 64 bytes
bInterval	00H	(Ignored for bulk transfer)

Table 3.4.19 Information Returned for the Microcontroller Information Command

Microcontroller Information	ASCII Code
TMP92CZ26A	54H, 4DH, 50H, 39H, 32H, 43H, 5AH, 32H, 36H,20H, 20H, 20H, 20H, 20H, 20H

Table 3.4.20 Information Returned for the User Program Transfer Result Command

Transfer Result	Value	Error Conditions
No error	00H	
User program not received	02H	The user program transfer result is received without the user program transfer start command being received first.
Received file not in Intel Hex format	04H	The first data of a user program is not ":" (3AH).
User program size error	06H	The size of a received user program is larger than the value set in windex of the user program transfer start command.
Download address error	H80	The specified user program download address is not in the designated area.
		The user program size is over 10 Kbytes.
Protocol error or other error	0AH	The user program transfer start or user program transfer result command is received first.
		A checksum error is detected in the Intel Hex file.
		A record type error is detected in the Intel Hex file.
		The length of an address record in the Intel Hex file is 3 or longer.
		The length of an end record in the Intel Hex file is other than 0.

### (3) Description of the USB boot program operation

The boot program loads a user program in Intel Hex format sent from the PC into the internal RAM. When the user program has been loaded successfully, the user program starts executing from the first address received.

The boot program thus enables users to perform customized on-board programming.

# a. Operation procedure

- 1. Connect the USB cable.
- 2. Set the AM0 and AM1 pins to "1" and reset the microcontroller.
- 3. After recognizing USB connection, the PC checks the information on the connected device using the GET\_DISCRIPTOR command.
- 4. The PC sends the microcontroller information command by control transfer (vendor request). After the setup stage is completed, the PC checks microcontroller information data by bulk IN transfer.
- 5. Upon receiving the microcontroller information command, the boot program prepares microcontroller information in ASCII code.
- 6. The PC prepares the user program to be loaded by converting an Intel Hex file into binary format.
- 7. The PC sends the user program transfer start command by control transfer (vendor request). After the setup stage is completed, the PC transfers the user program by bulk OUT transfer.
- 8. After the user program has been transferred, the PC waits for about two seconds and then sends the user program transfer result command by control transfer (vendor request). After the setup stage is completed, the PC checks the transfer result by bulk IN transfer.
- 9. Upon receiving the user program transfer result command, the boot program prepares the transfer result value to be returned.
- 10. If the transfer result is other than OK, the boot program enters the error processing routine and will not automatically recover from it. In this case, terminate the device driver on the PC and retry from step 2.

- b. Notes on the user program format (binary)
  - 1. After receiving the checksum of a record, the boot program waits for the start mark (3AH for ":") of the next record. If data other than 3AH is received between records, it is ignored.
  - 2. Since the address pointer is initially set to 00H, the record type to be transferred first does not have to be an address record.
  - 3. Addresses 3000H to 497FFH (282 Kbytes) are allocated as the user program download area. The user program should be contained within this area.
  - 4. A user program in Intel Hex format (normally written in ASCII code) must be converted into binary data before it can be transferred. See the example below for how to convert an Intel Hex file into binary format.

When a user program is downloaded via USB, the maximum allowed record length is 250 bytes.

Example: Transfer data when writing 16-byte data in Intel Hex format from address 3000H

The following shows how an Intel Hex format file is displayed on a text editor.

: 10300000607F100030000F201030000B1F16010B7

: 0000001FF


However, the actual data consists of ASCII codes, as shown below.

3A3130333030303030303036303746313030303333030304632303130333303030
423146313630313042370D0A3A303030303030303146460D0A

Thus, the ASCII codes must be converted into binary data based on the conversion rules shown in the table below.

ASCII Code	Binary Data
3A	3A (Only 3A remains the same.)
30~39	0~9
41 or 61	А
42 or 62	В
43 or 63	С
44 or 64	D
45 or 65	E
46 or 66	F
0D0A	Delete

The above Intel Hex file is converted into binary data as follows:



# (4) Others

a) USB connector

The USB connector must not be connected or disconnected while the boot program is running.

b) Software on the PC

To download a user program via USB, a USB device driver and special application software are needed on the PC.

# 3.5 Interrupts

Interrupts are controlled by the CPU Interrupt Mask Register <IFF2 to 0> (bits 12 to 14 of the Status Register) and by the built-in interrupt controller.

TMP92CZ26A has a total of 56 interrupts divided into the following five types:

Interrupts generated by CPU: 9 sources

- Software interrupts: 8 sources
- Illegal Instruction interrupt: 1 source

Internal interrupts: 38 sources

- Internal I/O interrupts: 30 sources
- Micro DMA Transfer End interrupts /HDMA Transfer End interrupts: 6 sources
- Micro DMA Transfer End interrupts: 2 source

External interrupts: 9 sources

• Interrupts on external pins (INT0 to INT7, INTKEY)

A fixed individual interrupt vector number is assigned to each interrupt source. Any one of seven levels of priority can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority level of 7, the highest level.

When an interrupt is generated, the interrupt controller sends the priority of that interrupt to the CPU. When more than one interrupt are generated simultaneously, the interrupt controller sends the priority value of the interrupt with the highest priority to the CPU. (The highest priority level is 7, the level used for non-maskable interrupts.)

The CPU compares the interrupt priority level which it receives with the value held in the CPU interrupt mask register <IFF2:0>. If the priority level of the interrupt is greater than or equal to the value in the interrupt mask register, the CPU accepts the interrupt.

However, software interrupts and illegal instruction interrupts generated by the CPU, and are processed irrespective of the value in <IFF2:0>.

The value in the interrupt mask register <IFF2:0> can be changed using the EI instruction (EI num sets <IFF2:0> to num). For example, the command EI3 enables the acceptance of all non-maskable interrupts and of maskable interrupts whose priority level, as set in the interrupt controller, is 3 or higher. The commands EI and EI0 enable the acceptance of all non-maskable interrupts and of maskable interrupts with a priority level of 1 or above (hence both are equivalent to the command EI1).

The DI instruction (Sets <IFF2:0> to 7) is exactly equivalent to the EI7 instruction. The DI instruction is used to disable all maskable interrupts (since the priority level for maskable interrupts ranges from 0 to 6). The EI instruction takes effect as soon as it is executed.

In addition to the general-purpose interrupt processing mode described above, there is also a micro DMA processing mode that can transfer data to internal/external memory and built-in I/O, and HDMA processing mode. In micro DMA mode the CPU, and in HDMA mode the DMA controller automatically transfers data in 1byte, 2byte or 4byte blocks. HDMA mode allows transfer faster than Micro DMA mode.

In addition, the TMP92CZ26A also has a software start function in which micro DMA and HDMA processing is requested in software rather than by an interrupt. Figure 3.5.1 is a flowchart showing overall interrupts processing.




Figure 3.5.1 Interrupt processing Sequence

#### 3.5.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. However, in the case of software interrupts and illegal instruction interrupts generated by the CPU, the CPU skips steps (1) and (3), and executes only steps (2), (4), and (5).

- (1) The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same priority level have been generated simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt requests. (The default priority is determined as follows: The smaller the vector value, the higher the priority.)
- (2) The CPU pushes the program counter (PC) and status register (SR) onto the top of the stack (Pointed to by XSP).
- (3) The CPU sets the value of the CPU's interrupt mask register <IFF2:0> to the priority level for the accepted interrupt plus 1. However, if the priority level for the accepted interrupt is 7, the register's value is set to 7.
- (4) The CPU increments the interrupt nesting counter INTNEST by 1.
- (5) The CPU jumps to the address given by adding the contents of address FFFF00H + the interrupt vector, then starts the interrupt processing routine.

On completion of interrupt processing, the RETI instruction is used to return control to the main routine. RETI restores the contents of the program counter and the status register from the stack and decrements the interrupt nesting counter INTNEST by 1.

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.) If an interrupt request is received for an interrupt with a priority level equal to or greater than the value set in the CPU interrupt mask register <IFF2:0>, the CPU will accept the interrupt. The CPU interrupt mask register <IFF2:0> is then set to the value of the priority level for the accepted interrupt plus 1.

If during interrupt processing, an interrupt is generated with a higher priority than the interrupt currently being processed, or if, during the processing of a non-maskable interrupt processing, a non-maskable interrupt request is generated from another source, the CPU will suspend the routine which it is currently executing and accept the new interrupt. When processing of the new interrupt has been completed, the CPU will resume processing of the suspended interrupt.

If the CPU receives another interrupt request while performing processing steps (1) to (5), the new interrupt will be sampled immediately after execution of the first instruction of its interrupt processing routine. Specifying DI as the start instruction disables nesting of maskable interrupts.

After a reset, initializes the interrupt mask register <IFF2:0> to 111, disabling all maskable interrupts.

Table 3.5.1 shows the TMP92CZ26A interrupt vectors and micro DMA start vectors. FFFF00H to FFFFFFH (256 bytes) is designated as the interrupt vector area.

Table 3.5.1 TMP92CZ26A Interrupt Vectors and Micro DMA/HDMA Start Vectors

Default Priority	Туре	Interrupt Source and Source of Micro DMA Request	Vector Value	Address Refer to Vector	Micro DMA /HDMA Start Vector
1		Reset or [SWI0] instruction	0000H	FFFF00H	
2		[SWI1] instruction	0004H	FFFF04H	
3		Illegal instruction or [SWI2] instruction	0008H	FFFF08H	
4		[SWI3] instruction	000CH	FFFF0CH	
5	Non	[SWI4] instruction	0010H	FFFF10H	
6	maskable	[SWI5] instruction	0014H	FFFF14H	
7	1	[SWI6] instruction	0014H	FFFF18H	
8	1	[SWI7] instruction	001CH	FFFF1CH	
9	1	(Reserved)	0020H	FFFF20H	
10	1	INTWD: Watchdog timer	0024H	FFFF24H	
10		Micro DMA (Note 2)	002-111	11112711	
11		INTO: INTO pin input	0028H	FFFF28H	OAH(Note 1)
12		INT1: INT1 pin input	002011 002CH	FFFF2CH	0BH
13		INT2: INT2 pin input	002CH	FFFF30H	0CH
14		INT3: INT3 pin input	0030H 0034H	FFFF34H	0DH
15		INT3. INT3 pin input INT4: INT4 pin input (TSI)	0034H 0038H	FFFF38H	0EH
16		INTALM: ALM(8KHz, 512Hz, 64Hz, 2Hz, 1Hz)	0036H	FFFF3CH	0FH
17		· · · · · · · · · · · · · · · · · · ·		FFFF40H	
	-	INTTA4: 8-bit timer 4	0040H		10H
18	-	INTTAS: 8-bit timer 5	0044H	FFFF44H	11H
19	-	INTTA6: 8-bit timer 6	0048H	FFFF48H	12H
20	-	INTTA7: 8-bit timer 7	004CH	FFFF4CH	13H
21	-	INTP0: Protect 0 (Write to SFR)	0050H	FFFF50H	14H
22		(Reserved)	0054H	FFFF54H	15H
23		INTTAO: 0	0058H	FFFF58H	16H
24		INTTA1: 8-bit timer 1	005CH	FFFF5CH	17H
25		INTTA2: 8-bit timer 2	0060H	FFFF60H	18H
26		INTTA3: 8-bit timer 3	0064H	FFFF64H	19H
27		INTTB0: 16-bit timer 0	0068H	FFFF68H	1AH
28		INTTB1: 16-bit timer 0	006CH	FFFF6CH	1BH
29		INTKEY: Key wakeup	0070H	FFFF70H	1CH
30	Maskable	INTRTC: RTC (Alarm interrupt)	0074H	FFFF74H	1DH
31		(Reserved)	0078H	FFFF78H	1EH
32		INTLCD: LCDC	007CH	FFFF7CH	1FH
33		INTRX: Serial receive end	0080H	FFFF80H	20H (Note 1)
34		INTTX: Serial transmission end	0084H	FFFF84H	21H
35		INTTB10: 16-bit timer 1	0088H	FFFF88H	22H
36		INTTB11: 16-bit timer 1	008CH	FFFF8CH	23H
37		INT5: INT5 pin input	0090H	FFFF90H	24H
38		INT6: INT6 pin input	0094H	FFFF94H	25H
39		INT7: INT7 pin input	0098H	FFFF98H	26H
40		INTI2S0: I2S (Channel 0)	009CH	FFFF9CH	27H
41		INTI2S1: I2S (Channel 1)	00A0H	FFFFA0H	28H
42		INTADM: AD Monitor function	00A4H	FFFFA4H	29H
43		INTSBI: SBI	00A8H	FFFFA8H	2AH
44		INTSPIRX: SPIC receive	00ACH	FFFFACH	2BH
45		INTSPITX: SPIC transmission	00B0H	FFFFB0H	2CH
46		INTRSC: NAND Flash controller	00B4H	FFFFB4H	2DH
47		INTRDY: NAND Flash controller	00B8H	FFFFB8H	2EH
48		INTUSB: USB	00BCH	FFFFBCH	2FH
49		(Reserved)	00C0H	FFFFC0H	30H
50		(Reserved)	00C4H	FFFFC4H	31H

Default Priority	Туре	Interrupt Source and Source of Micro DMA Request	Vector Value	Address Refer to Vector	Micro DMA /HDMA Start Vector
51		INTADHP: AD most priority conversion end	00C8H	FFFFC8H	32H
52		INTAD: AD conversion end	00CCH	FFFFCCH	33H
53		INTTC0/INTDMA0: Micro DMA0 /HDMA0 end	00D0H	FFFFD0H	34H
54		INTTC1/INTDMA1: Micro DMA1 /HDMA1 end	00D4H	FFFFD4H	35H
55		INTTC2/INTDMA2: Micro DMA2 /HDMA2 end	00D8H	FFFFD8H	36H
56		INTTC3/INTDMA3: Micro DMA3 /HDMA3 end	00DCH	FFFFDCH	37H
57	Maskable	INTTC4/INTDMA4: Micro DMA4 /HDMA4 end	00E0H	FFFFE0H	38H
58		INTTC5/INTDMA5: Micro DMA5 /HDMA5 end	00E4H	FFFFE4H	39H
59		INTTC6 : Micro DMA6 end	00E8H	FFFFE8H	3AH
60		INTTC7 : Micro DMA7 end	00ECH	FFFFECH	3BH
_			00F0H	FFFFF0H	_
to		(Reserved)	:	:	to
-			00FCH	FFFFFCH	_

Note 1: When standing-up micro DMA/HDMA , set at edge detect mode.

Note 2 : Micro DMA default priority.

Micro DMA stands up prior to other maskable interrupt.

## 3.5.2 Micro DMA processing

In addition to general-purpose interrupt processing, the TMP92CZ26A also includes a micro DMA function and HDMA function. This section explains about Micro DMA function. For the HDMA function, please refer 3.23 DMA controller.

Micro DMA processing for interrupt requests set by micro DMA is performed at the highest priority level for maskable interrupts (Level 6), regardless of the priority level of the interrupt source.

Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU is a state of standby (IDLE2,IDLE1,STOP) by HALT instruction, the requirement of micro DMA will be ignored (Pending).

Micro DMA is supported 8 channels and can be transferred continuously by specifying the micro DMA burst function in the following.

Note: When using the micro DMA transfer end interrupt, always write "1" to bit 7 of SIMC register.

### (1) Micro DMA operation

When an interrupt request is generated by an interrupt source that specified by the micro DMA /HDMA start vector register, and Micro DMA start is specified by DMA selection register, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request. When IFF = 7, Micro DMA request cannot be accepted.

The 8 micro DMA channels allow micro DMA processing to be set for up to 8 types of interrupt at once.

When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared. Data in 1byte or 2byte or4byte blocks is automatically transferred at once from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented by "1". If the value of the counter after it has been decremented is not "0", DMA processing ends with no change in the value of the micro DMA start vector register. If the value of the decremented counter is "0", a micro DMA transfer end interrupt (INTTC0 to INTTC7) is sent from the CPU to the interrupt controller.

In addition, the micro DMA /HDMA start vector register is cleared to "0", the next micro DMA operation is disabled and micro DMA processing terminates.

If an interrupt request is triggered for the interrupt source in use during the interval between the time at which the micro DMA/HDMA start vector is cleared and the next setting, general-purpose interrupt processing is performed at the interrupt level set. Therefore, if the interrupt is only being used to initiate micro DMA/HDMA (and not as a general-purpose interrupt), the interrupt level should first be set to 0 (e.g., interrupt requests should be disabled).

If micro DMA and general-purpose interrupts are being used together as described above, the level of the interrupt which is being used to initiate micro DMA processing should first be set to a lower value than all the other interrupt levels. In this case, edge-triggered interrupts are the only kinds of general interrupts which can be accepted.

If micro DMA requests are set simultaneously for more than one channel, priority is not based on the interrupt priority level but on the channel number: The lower the channel number, the higher the priority (Channel 0 thus has the highest priority and channel 7 the lowest).

Note: Don't start any micro DMAs by one interrupt. If any micro DMA are set by it, micro DMA that channel number is biggest (priority is lowest) is not started.(Because interrupt flag is cleared by micro DMA that priority is highest)


Although the control registers used for setting the transfer source and transfer destination addresses are 32 bits wide, this type of register can only output 24-bit addresses. Accordingly, micro DMA can only access 16 Mbytes (The upper 8 bits of a 32-bit address are not valid).

Three micro DMA transfer modes are supported: 1byte transfer, 2byte (One word) transfers and 4byte transfers. After a transfer in any mode, the transfer source and transfer destination addresses will either be incremented or decremented, or will remain unchanged. This simplifies the transfer of data from memory to memory, from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the various transfer modes, see section 3.5.2 (4) "Detailed description of the transfer mode register".

Since a transfer counter is a 16-bit counter, up to 65536 micro DMA processing operations can be performed per interrupt source (Provided that the transfer counter for the source is initially set to 0000H).

Micro DMA processing can be initiated by any one of 48 different interrupts – the 47 interrupts shown in the micro DMA start vectors in Table 3.5.1 and a micro DMA soft start.

Figure 3.5.2 shows a 2-byte transfer carried out using a micro DMA cycle in Transfer Destination Address INC Mode (micro DMA transfers are the same in every mode except Counter Mode). (The conditions for this cycle are as follows: both source and destination memory are internal-RAM and multipled by 4 numbered source and destination addresses).



(Note) Actually, src and dst address are not outputted to A23-0 pins because they are address of internal-RAM.

Figure 3.5.2 Timing for micro DMA cycle

States (1) and (2): Instruction fetch cycle (Prefetches the next instruction code)

State (3): Micro DMA read cycle.

State (4): Micro DMA write cycle.

State (5): (The same as in state (1), (2).)

#### (2) Soft start function

The TMP92CZ26A can initiate micro DMA/HDMA either with an interrupt or by using the micro DMA /HDMA soft start function, in which micro DMA or HDMA is initiated by a Write cycle which writes to the register DMAR.

Writing "1" to each bit of DMAR register causes micro DMA or HDMA to be performed once. On completion of the transfer, the bits of DMAR for the completed channel are automatically cleared to "0".

When writing again "1" to it, soft start can execute continuously until the DMA transfer counter (DMACn) or HDMA transfer counter B (HDMACBn) become "0".

When a burst is specified by the register DMAB, data is transferred continuously from the initiation of micro DMA until the value in the micro DMA transfer counter is "0".


Note1: If it is started by software, don't set any channels to start in same time.

Note2: If be started sequentially, restart it after confirming micro DMA of all channels is completed (all micro DMA are set to "0").


Symbol	NAME	Address	7	6	5	4	3	2	1	0
		40011	DREQ7	DREQ6	DREQ5	DREQ4	DREQ3	DREQ2	DREQ1	DREQ0
DMAD	DMA	109H (Prohibit				R	/W			_
DMAR	Request	RMW)	0	0	0	0	0	0	0	0
		T CIVIVV)				1: Sta	rt DMA			

#### (3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. An instruction of the form LDC cr,r can be used to set these registers.



# (4) Detailed description of the transfer mode register



DMAMn[4:0]	Mode Description	Execution Time
0 0 0 z z	Destination INC mode  (DMADn +) ← (DMASn)  DMACn ← DMACn - 1  if DMACn = 0 then INTTCn	5 states
0 0 1 z z	Destination DEC mode (DMADn -) ← (DMASn)  DMACn ← DMACn - 1  if DMACn = 0 then INTTCn	5 states
010zz	Source INC mode (DMADn) ← (DMASn +) DMACn ← DMACn - 1 if DMACn = 0 then INTTCn	5 states
011zz	Source DEC mode (DMADn) ← (DMASn -) DMACn ← DMACn − 1 if DMACn = 0 then INTTCn	5 states
100zz	Source and destination INC mode  (DMADn +) ← (DMASn +)  DMACn ← DMACn − 1  If DMACn = 0 then INTTCn	6 states
101zz	Source and destination DEC mode  (DMADn -) ← (DMASn -)  DMACn ← DMACn – 1  If DMACn = 0 then INTTCn	6 states
110zz	Destination and fixed mode  (DMADn) ← (DMASn)  DMACn ← DMACn − 1  If DMACn = 0 then INTTCn	5 states
1 1 1 00	Counter mode  DMASn ← DMASn + 1  DMACn ← DMACn − 1  If DMACn = 0 then INTTCn	5 states

ZZ: 00 = 1-byte transfer

01 = 2-byte transfer

10 = 4-byte transfer

11 = Reserved

Note 1:n stands for the micro DMA channel number (0 to 7).

DMADn+/DMASn+: Post increment (Register value is incremented after transfer).

DMADn-/DMASn-: Post decrement (Register value is decremented after transfer).

 $\hbox{``l/O''} \ signifies \ fixed \ memory \ addresses; \ \hbox{``memory''} \ signifies \ incremented \ or \ decremented \ memory \ addresses.$ 

Note 2: The transfer mode register should not be set to any value other than those listed above.

Note 3: The execution state number shows number of best case (1-state memory access).

### 3.5.3 Interrupt Controller Operation

The block diagram in Figure 3.5.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 59 interrupts channels there is an interrupt request flag (consisting of a flip-flop), an interrupt priority setting register and a micro DMA /HDMA start vector register. The interrupt request flag latches interrupt requests from the peripherals.

The flag is cleared to "0" in the following cases: when a reset occurs, when the CPU reads the channel vector of an interrupt it has received, when the CPU receives a micro DMA request (when micro DMA is set), when the CPU receives a HDMA request (when HDMA is set), when a micro DMA burst transfer is terminated, and when an instruction that clears the interrupt for that channel is executed (by writing a micro DMA start vector to the INTCLR register).

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTE0 or INTE12). Six interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source.

If more than one interrupt request with a given priority level are generated simultaneously, the default priority (The interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first. The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

If several interrupts are generated simultaneously, the interrupt controller sends the interrupt request for the interrupt with the highest priority and the interrupt's vector address to the CPU. The CPU compares the mask value set in  $\langle IFF2:0 \rangle$  of the status register (SR) with the priority level of the requested interrupt; if the latter is higher, the interrupt is accepted. Then the CPU sets  $SR\langle IFF2:0 \rangle$  to the priority level of the accepted interrupt + 1. Hence, during processing of the accepted interrupt, new interrupt requests with a priority value equal to or higher than the value set in  $SR\langle IFF2:0 \rangle$  (e.g., interrupts with a priority higher than the interrupt being processed) will be accepted.

When interrupt processing has been completed (e.g., after execution of a RETI instruction), the CPU restores to SR<IFF2:0> the priority value which was saved on the stack before the interrupt was generated.

The interrupt controller also includes eight registers which are used to store the micro DMA /HDMA start vector. Writing the start vector of the interrupt source for the micro DMA or /HDMA processing (See Table), enables the corresponding interrupt to be processed by micro DMA or HDMA processing. The values must be set in the micro DMA parameter registers (e.g., DMAS and DMAD) or HDMA parameter registers (e.g., HDMAS, and HDMAD) prior to micro DMA or HDMA processing.






Figure 3.5.3 Block Diagram of Interrupt Controller

# (1) Interrupt priority setting registers

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			_				IN	IT0			
INITEO	INT0	<b>5011</b>	-	_	_	_	I0C	I0M2	I0M1	IOMO	
INTE0	enable	F0H	R		R/W		R		R/W		
				Always	write "0".		0				
				IN	T2			IN	IT1		
INTE12	INT1 & INT2	D0H	I2C	12M2	I2M1	I2M0	I1C	I1M2	I1M1	I1M0	
INTLIZ	enable	DOLL	R		R/W		R		R/W		
			0	0	0	0	0	0	0	0	
				IN	T4			IN	IT3		
INTE34	INT3 & INT4	D1H	I4C	I4M2	I4M1	I4M0	I3C	I3M2	I3M1	13M0	
INTEG	enable	Dill	R		R/W		R		R/W		
			0	0	0	0	0	0	0	0	
				IN	T6			IN	IT5		
INTE56	INT5 & INT6	D2H	I6C	16M2	I6M1	I6M0	I5C	I5M2	I5M1	I5M0	
1111230	enable	DZII	R		R/W		R		R/W	1	
			0	0	0	0	0	0	0	0	
				-		1			IT7	1	
INTE7	INT7	D3H	_	_	_	_	I7C	I7M2	I7M1	17M0	
	enable		R		R/W		R		R/W	1	
					write "0".		0	0	0	0	
	INTTA0 &				(TMRA1)	T			(TMRA0)	1	
INTETA01	INTTA1	D4H	ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0	
	enable		R	ı	R/W	1	R		R/W	1	
			0	0	0	0	0	0	0	0	
	INTTA2 &				(TMRA3)	1			(TMRA2)	1	
INTETA23	INTTA3	D5H	ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0	
	enable		R	_	R/W	1 _	R	_	R/W	i _	
			0	0	0	0	0	0	0	0	
	INTTA4 &				(TMRA5)	T			(TMRA4)	I	
INTETA45	INTTA5	D6H	ITA5C	ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0	
	enable		R	_	R/W	T _	R	_	R/W	T _	
			0	0	0	0	0	0	0	0	
	INTTA6 &				(TMRA7)	I		1	(TMRA6)		
INTETA67	INTTA7	D7H	ITA7C	ITA7M2	ITA7M1	ITA7M0	ITA6C	ITA6M2	ITA6M1	ITA6M0	
	enable		R		R/W	1 -	R		R/W	i _	
			0	0	0	0	0	0	0	0	




Symbol	Name	Address	7	6	5	4	3	2	1	0
				INTTB01	(TMRB0)			INTTB00	(TMRB0)	
INITETOO	INTTB00 &	DOLL	ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0
INTETB0	INTTB01	D8H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
				INTTB11	(TMRB1)			INTTB10	(TMRB1)	
INITETD4	INTTB10 &	DOLL	ITB11C		ITB11M1	ITB11M0	ITB10C	ITB10M2		ITB10M0
INTETB1	INTTB11 enable	D9H	R		R/W	•	R		R/W	
	enable		0	0	0	0	0	0	0	0
	11.175.//0.0			INT	TX0			INT	RX0	
INITEGO	INTRX0 &	DDII	ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0	INTTX0 enable	DBH	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
	INITODI O			INT	ADM			INT	SBI	
INTESBIADM	INTSBI & INTADM	E0H	IADM0C	IADMM2	IADMM1	IADMM0	ISBI0C	ISBIM2	ISBIM1	ISBIM0
INTESDIADIVI	enable	EUH	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
				INTS	SPITX			INTS	PIRX	
INTESPI	INTSPI	E1H	ISPITC	ISPITM2	ISPITM1	ISPITM0	ISPIRC	ISPIRM2	ISPIRM1	ISPIRM0
INTESFI	enable	E 111	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				-	_			INT	USB	
INTEUSB	INTUSB	E3H	_	_	_	_	IUSBC	IUSBM2	IUSBM1	IUSBM0
INTEGOD	enable	Lori					R		R/W	
				Always	write "0".		0	0	0	0
					_	T			ALM	
INTEALM	INTALM	E5H	_	_	_	_	IALMC	IALMM2		IALMM0
IIVI E/\LIVI	enable	Lon					R		R/W	
				Always	write "0".		0	0	0	0
						,		INT	RTC	
INTERTC	INTRTC	E8H	_	_	_	_	IRC	IRM2	IRM1	IRM0
INTERNO	enable	2011					R		R/W	
				Always	write "0".		0	0	0	0
				-	_	,		INT	KEY	
INTEKEY	INTKEY	E9H		_	_	_	IKC	IKM2	IKM1	IKM0
	enable						R		R/W	
			1	Always	write "0".		0	0	0	0



**TOSHIBA** 

Symbol	Name	Address	7	6	5	4	3	2	1	0
				-	-			INT	LCD	
INTELCD	INTLCD	EAH	_	_	ı	_	ILCD1C	ILCDM2	ILCDM1	ILCDM0
INTELCO	enable	EAH					R		R/W	
				Always v	write "0".		0	0	0	0
	INTIOCO			INTI	2S1			INT	I2S0	
INTEI2S01	INTI2S0 & INTI2S1	EBH	II2S1C	II2S1M2	II2S1M1	II2S1M0	1 12S0C	II2S0M2	II2S0M1	II2S0M0
INTEIZOT	enable	EDIT	R		R/W		R/W		R/W	
	chable		0	0	0	0	0	0	0	0
	INTRSC &			INT	RSC			INT	RDY	
INTENDFC	INTROY	ECH	IRSCC	IRSCM2	IRSCM1	IRSCM0	IRDYC	IRDYM2	IRDYM1	IRDYM0
INTENDEC	enable	ECIT	R		R/W	_	R		R/W	
	CHADIC		0	0	0	0	0	0	0	0
				-	_			IN	ГР0	
INTEP0	INTP0	EEH	_	_	_	_	IP0C	IP0M2	IP0M1	IP0M0
INTERO	enable	LLII	R		R/W		R		R/W	
				Always v	write "0".		0	0	0	
	INTAD &			INTA	DHP			INT	ΓAD	
OINTEAD	INTADHP	EFH	IADHPC	IADHPM2	IADHPM1	IADHPM0	IADC	IADM2	IADM1	IADM0
OIIVILAD	enable		R		R/W		R/W		R/W	
	o labio		0	0	0	0	0	0	0	0



Symbol	Name	Address	7	6	5	4	3	2	1	0
				INTTC1	/INTDMA1			INTTC0/	INTDMA0	
INTETC01	INTTC0/INTDMA0 &		ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
/INTEDMA01	INTTC1/INTDMA1	F1H	/IDMA1C	/IDMA1M2	/IDMA1M1	/IDMA1M	/IDMA0C	/IDMA0M2	/IDMA0M1	/IDMA0M0
/IIVI LDIVIAOT	enable		R		R/W	1	R		R/W	
			0	0	0	0	0	0	0	0
				INTTC3	/INTDMA3	1		INTTC2/	INTDMA2	
INTETC23	INTTC2/INTDMA2 &		ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
/INTEDMA23	INTTC3/INTDMA3	F2H	/IDMA3C	/IDMA3M2		/IDMA3M0	+	/IDMA2M2	/IDMA2M1	/IDMA2M0
/II 1 1 2 2 IVII 12 0	enable		R		R/W	1	R		R/W	
			0	0	0	0	0	0	0	0
				INTTC5	/INTDMA5	1		INTTC4/	INTDMA4	1
INTETC45	INTTC4/INTDMA4 &		ITC5C	ITC5M2	ITC5M1	ITC5M0	ITC4C	ITC4M2	ITC4M1	ITC4M0
/INTEDMA45	INTTC5/INTDMA5	F3H	/IDMA5C	/IDMA5M2	/IDMA5M1	/IDMA5M0	/IDMA4C	/IDMA4M2	/IDMA4M1	/IDMA4M0
/II. 11 E B IVII/ 1 10	enable		R		R/W	1	R		R/W	
			0	0	0	0	0	0	0	0
				INTTC	7 (DMA7)			INTTC	6 (DMA6)	1
INTETC67	INTTC6 & INTTC7	F4H	ITC7C	ITC7M2	ITC7M1	ITC7M0	ITC6C	ITC6M2	ITC6M1	ITC6M0
	enable		R		R/W	1	R		R/W	
			0	0	0	0	0	0	0	0
				Г	_			IN	ΓWD	
INTWDT	INTWD	F7H	_	_	_	_	ITCWD	_	_	_
	enable		R		R/W		R		ı	
				Always	write "0".		0	_	_	_
		_								
				lxxM2	lxxM1	lxxM0		Function	n (Write)	
				0	0	0	Disables	interrupt	requests	
				0	0	1			rity level t	o 1
				0	1	0	Sets inte	rrupt prio	rity level t	o 2
	▼			0	1	1			rity level t	
Interrupt request flag				1	0	0	Sets interrupt priority level to 4			
	20. 21. 2. 12. 2. 2.				0	1	Sets interrupt priority level to 5			
				1	1	0	Sets interrupt priority level to 6			0 6
				1	1	1	Disables	interrupt	requests	

TOSHIBA TMP92CZ26A

# (2) External interrupt control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			15EDGE	I4EDGE	I3EDGE	I2EDGE	I1EDGE	I0EDGE	IOLE	-
			W	W	W	W	W	W	R/W	R/W
	Interrupt	F6H	0	0	0	0	0	0	0	0
IIMC0	input mode	(Prohibit	INT5EDGE	INT4EDGE	INT3EDGE	INT2EDGE	INT1EDGE	INT0EDGE	INT0	Always
	control 0	RMW)	0: Rising	0: Edge	write "0".					
		,	1: Falling	mode						
									1: Level	
									mode	
									17EDGE	I6EDGE
	Intorrunt								W	W
IIMC1	Interrupt input mode	FAH (Prohibit							0	0
IIIVIOT	control 0	RMW)							INT7EDGE	INT6EDGE
		,							0: Rising	0: Rising
									1: Falling	1: Falling

Note 1: Disable INT0 request before changing INT0 pin mode from level sense to edge sense. (change <I0LE>from "1" to "0")

DI

LD (IIMC0), XXXXXX0-B ; Switches from level to edge.

LD (INTCLR), 0AH ; Clears interrupt request flag.

NOP ; Wait EI execution

NOP NOP EI

Note 2: X: Don't care, -: No change

Note 3: See electrical characteristics in section 4 for external interrupt input pulse width.

Note 4: In port setting, if 16 bit timer input is selected and capture control is executed, INT6 and INT7 don't depend on IIMC1 register setting. INT6 and INT7 operate by setting TBnMOD<TBnCPM1:0>.

Settings of External Interrupt Pin Function

Interrupt	Pin Name		Mode	Setting Method
			Rising edge	<i0le> = 0,<i0edge> = 0</i0edge></i0le>
INT0	PC0	_	Falling edge	<i0le> = 0, <i0edge> = 1</i0edge></i0le>
		プ・て	High level	<i0le> = 1</i0le>
INT1	PC1		Rising edge	<i1edge> = 0</i1edge>
IINTT	PCT		Falling edge	<i1edge> = 0</i1edge>
INITO	DCO		Rising edge	<i2edge> = 0</i2edge>
INT2	PC2	ا	Falling edge	<i2edge> = 1</i2edge>
INITO	B00		Rising edge	<l3edge> = 0</l3edge>
INT3	PC3	ا	Falling edge	<i3edge> = 1</i3edge>
INIT 4	Doo	\	Rising edge	<i4edge> = 0</i4edge>
INT4	P96		Falling edge	<i4edge> = 1</i4edge>
INITE	DDO	\	Rising edge	<i5edge> = 0</i5edge>
INT5	PP3	1	Falling edge	<i5edge> = 1</i5edge>
INITO	DD4	\	Rising edge	<i6edge> = 0</i6edge>
INT6	PP4	7	Falling edge	<i6edge> = 1</i6edge>
INITT	DDC		Rising edge	<i7edge> = 0</i7edge>
INT7	PP5		Falling edge	<i7edge> = 1</i7edge>

# (3) SIO receive interrupt control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			_	_						IR0LE
			W	W						W
	SIO		0	0						1
	interrupt	F5H	Always	Always						0:INTRX0
SIMC	mode	(Prohibit	write "0"	write "0"						edge
	control	RMW)	(Note)							mode
										1:INTRX0
										level
										mode

Note: When using the micro DMA transfer end interrupt, always write "1".

INTRX0 edge enable

Ì	0	Edge detect INTRX0
	1	"H" level INTRX0

TOSHIBA TMP92CZ26A

### (4) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA /HDMA start vector, as given in Table 3.5.1 to the register INTCLR.

For example, to clear the interrupt flag INT0, perform the following register operation after execution of the DI instruction.

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Intorrunt	FOLI	CLRV7	CLRV6	CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
INTCLR	Interrupt clear	F8H (Prohibit				W				
INTOLK	`	RMW)	0	0	0	0	0	0	0	0
		140177)				Interrupt	vector			

## (5) Micro DMA start vector registers

These registers assign micro DMA /HDMA processing to sets which source corresponds to DMA. The interrupt source whose micro DMA /HDMA start vector value matches the vector set in one of these registers is designated as the micro DMA /HDMA start source.

When the micro DMA transfer counter (DMACn) or HDMA transfer counter B (HDMACBn) value reaches "0", the micro DMA /HDMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA /HDMA start vector register is cleared, and the micro DMA /HDMA start source for the channel is cleared. Therefore, in order for micro DMA /HDMA processing to continue, the micro DMA /HDMA start vector register must be set again during processing of the micro DMA /HDMA transfer end interrupt.

If the same vector is set in the micro DMA /HDMA start vector registers of more than one channel, the lowest numbered channel takes priority.

Accordingly, if the same vector is set in the micro DMA /HDMA start vector registers for two different channels, the interrupt generated on the lower-numbered channel is executed until micro DMA /HDMA transfer is complete. If the micro DMA /HDMA start vector for this channel has not been set in the channel's micro DMA /HDMA start vector register again, micro DMA /HDMA transfer for the higher-numbered channel will be commenced. (This process is known as micro DMA /HDMA chaining.)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
	DMAAA				DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0	
DMA0V	DMA0 start	100H			R/W						
DIVIAUV	vector				0	0	0	0	0	0	
	VCCtOI						DMA0 sta	art vector			
	DMA1				DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0	
DMA1V start		101H					R/	W	1		
DIVIATV	vector	10111			0	0	0	0	0	0	
	700101						DMA1 sta	art vector			
	DMA2				DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0	
DMA2V	start	102H				· · · · · · · · · · · · · · · · · · ·	R/	W	1	1	
vector		102H			0	0	0	0	0	0	
						1	DMA2 sta	art vector	1	1	
	DMA3				DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0	
DMA3V	start vector	103H				-	R/	W	1	1	
Divin to v					0	0	0	0	0	0	
						ı	DMA3 sta	art vector	1	7	
	DMA4	104H			DMA4V5	DMA4V4	DMA4V3	DMA4V2	DMA4V1	DMA4V0	
DMA4V	start vector					1	R/	W	1	<del> </del>	
DIVIT (4 V					0	0	0	0	0	0	
					DMA4 start vector						
	DMAG				DMA5V5	DMA5V4	DMA5V3	DMA5V2	DMA5V1	DMA5V0	
DMA5V	DMA5 start	105H					R/	W			
DIVIAGV	vector	10311			0	0	0	0	0	0	
							DMA5 sta	art vector			
	DMAG				DMA6V5	DMA6V4	DMA6V3	DMA6V2	DMA6V1	DMA6V0	
DMA6V	DMA6	106H					R/	W			
DIVIAGV	start vector	10011			0	0	0	0	0	0	
	VCCIOI						DMA6 sta	art vector			
					DMA7V5	DMA7V4	DMA7V3	DMA7V2	DMA7V1	DMA7V0	
DMA7\/	DMA7	40711					R/	W			
DMA7V	start	107H			0	0	0	0	0	0	
	vector						DMA7 sta	art vector			

# (6) Micro DMA/HDMA select register

This register selectable that is started either Micro DMA or HDMA processing.

Micro DMA /HDMA start vector register (DMAnV) shared with both functions. When interrupt which match with vector value that is set to DMA/HDMA start vector register generated, use this register.

Symbol	NAME	Address	7	6	5	4	3	2	1	0
Mioro					DMASEL5	DMASEL4	DMASEL3	DMASEL2	DMASEL1	DMASEL0
				R/W						
DMASEL	Micro DMA/HDMA select	10AH			0	0	0	0	0	0
DIVIAGEL		IUAII			0:Micro	0:Micro	0:Micro	0:Micro	0:Micro	0:Micro
					DMA5	DMA4	DMA3	DMA2	DMA1	DMA0
					1:HDMA5	1:HDMA4	1:HDMA3	1:HDMA2	1:HDMA1	1:HDMA0

# (7) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the transfer counter register reaches "0". Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to "1" specifies that any micro DMA transfer on that channel will be a burst transfer.

Symbol	Name	Address	7	6	5	4	3	2	1	0
			DBST7	DBST6	DBST5	DBST4	DBST3	DBST2	DBST1	DBST0
	DMA					R/	W			
DMAB	burst	burst 108H	0	0	0	0	0	0	0	0
			1: DMA request on Burst mode							

TOSHIBA TMP92CZ26A

#### (8) Notes

The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore, if immediately before an interrupt is generated, the CPU fetches an instruction which clears the corresponding interrupt request flag, the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0004H and jump to interrupt vector address FFFF04H.

To avoid this, an instruction which clears an interrupt request flag should always be preceded by a DI instruction. And in the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing and more than 3-instructions (e.g., "NOP"  $\times$  3 times). If placed EI instruction without waiting NOP instruction after execution of clearing instruction, interrupt will be enable before request flag is cleared.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, please note that the following two circuits are exceptional and demand special attention.

interequence interequence requence requ	level mode INT0 is not an edge-triggered interrupt. Hence, in level mode the errupt request flip-flop for INT0 does not function. The peripheral interrupt quest passes through the S input of the flip-flop and becomes the Q output. If the errupt input mode is changed from edge mode to level mode, the interrupt quest flag is cleared automatically. If the CPU enters the interrupt response sequence as a result of INT0 going from 0 1, INT0 must then be held at 1 until the interrupt response sequence has been mpleted. If INT0 is set to level mode so as to release a halt state, INT0 must be ald at 1 from the time INT0 changes from 0 to 1 until the halt state is released. Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing T0 to revert to 0 before the halt state has been released.)
	nich were set in level mode will not be cleared. Interrupt request flags must be eared using the following sequence.  DI  LD (IIMC0), 00H; Switches from level to edge.  LD (INTCLR), 0AH; Clears interrupt request flag.
	NOP; Wait EI execution NOP NOP EI
In I	level mode (The register SIMC <irxle> set to "1"), the interrupt request flip-flop</irxle>
INTRX car	n only be cleared by a reset or by reading the serial channel receive buffer. It nnot be cleared by an instruction.

Note: The following instructions or pin input state changes are equivalent to instructions which clear the interrupt request flag.

INTO: Instructions which switch to level mode after an interrupt request has been generated in edge mode.

The pin input changes from high to low after an interrupt request has been generated in level mode. ("H"  $\rightarrow$  "L")

INTRX: Instructions which read the receive buffer.

## 3.6 DMAC (DMA Controller)

The TMP92CZ26A incorporates a DMA controller (DMAC) having six channels. This DMAC can realize data transfer faster than the micro DMA function by the 900/H1 CPU.

The DMAC has the following features:

- 1) Six independent channels of DMA
- 2) Two types of transfer start requests

Hardware request (using an interrupt source connected with the INTC) or software request can be selected for each channel.

3) Various source/destination combinations

The combination of transfer source and destination can be selected for each channel from the following four types: memory to memory, memory to I/O, I/O to memory, I/O to I/O.

4) Transfer address mode

Only the dual address mode is supported.

5) Dual-count mechanism and DMA end interrupt

Two count registers are provided to execute multiple DMA transfers by one DMA request and to generate multiple DMA requests at a time. The DMA end interrupt (INTDMA0 to INTDMA5) is also provided so that a general-purpose interrupt routine can be used to prepare for the next processing.

6) Priorities among DMA channels (the same as the micro DMA acceptance specifications of the INTC)

DMA requests are basically accepted in the order in which they are asserted. If more than one request is asserted simultaneously or it looks as if two requests were asserted simultaneously because one of the requests has been put on hold while other processing was being performed, the smaller-numbered channel is given a higher priority.

7) DMAC bus occupancy limiting function

The DMAC incorporates a special timer for limiting its bus occupancy time to avoid excessive interference with the CPU or LCDC operation.

8) The DMAC can be used in HALT (IDLE2) mode.

# 3.6.1 Block Diagram

Figure 3.6.1 shows an overall block diagram for the DMAC. Multiplexer Address Bus State **SDRAM Controller** LCD Controller Address Bus Data Bus Source Memory I/O Bus ACK INTC (Interrupt Controller) Data Bus REQ ACK Bus REQ Bus Bus CPU Interrupt REQ DMAnV DMAC or micro DMA Micro DMA source address setting Destination Memory, I/O ddress Bus source setting ddress Bus DMADn **DMAR** Micro DMA destination address setting Data Bus DMAC or micro DMA soft start State 15 DMACn licro DMA REQ. State setting Micro DMA Channel DMAB Micro DMA transfer count setting Micro DMA burst setting DMAMn Micro DMA ACK, DMASEL INTTCn Micro DMA mode setting DMAC or micro DMA select setting **DMAC** DMA REQ, DMA Channel Address Bus DMA ACK, HDMASn State INTDMAn source address setting HDMADn DMA destination address setting **HDMACAn** DMA transfer count A setting HDMACBn DMA transfer count B setting HDMAMn DMA mode setting **HDMAE** DMA operation enable/disable HDMATR DMA maximum bus occupancy time setting, mode setting

Note: "n" denotes a channel number. Micro DMA has eight channels (0 to 7) and DMA has six channels (0 to 5).

Figure 3.6.1 Overall Block Diagram

TOSHIBA

## 3.6.2 SFRs

The DMAC has the following SFRs. These registers are connected to the CPU via a 16-bit data bus.

# (1) HDMASn (DMA Transfer Source Address Setting Register)

The HDMASn register is used to set the DMA transfer source address. When the source address is updated by DMA execution, HDMASn is also updated.

HDMAS0 to HDMAS5 have the same configuration.

Although the bus sizing function is supported, the address alignment function is not supported. Therefore, specify an even-numbered address for transferring 2 bytes and an address that is an integral multiple of 4 for transferring 4 bytes.

# HDMASn Register

HDMASn

	7	6	5	4	3	2	1	0		
bit Symbol	DnSA7	DnSA6	DnSA5	DnSA4	DnSA3	DnSA2	DnSA1	DnSA0		
Read/Write			_	R/	W	_	_	_		
After reset	0	0	0	0	0	0	0	0		
Function		Source address [7:0] for DMAn								
	15	14	13	12	11	10	9	8		
bit Symbol	DnSA15	DnSA14	DnSA13	DnSA12	DnSA11	DnSA10	DnSA9	DnSA8		
Read/Write			_	R/	W	_	_	_		
After reset	0	0	0	0	0	0	0	0		
Function			Sou	ırce address	[15:8] for DI	ИAn				
	23	22	21	20	19	18	17	16		
bit Symbol	DnSA23	DnSA22	DnSA21	DnSA20	DnSA19	DnSA18	DnSA17	DnSA16		
Read/Write	R/W									
After reset	0	0	0	0	0	0	0	0		
Function			Sou	rce address	[23:16] for D	MAn				

	Source address [23:16]	Source address [15:8]	Source address [7:0]
Channel 0	(0902H)	(0901H)	HDMAS0 (0900H)
Channel 1	(0912H)	(0911H)	HDMAS1 (0910H)
Channel 2	(0922H)	(0921H)	HDMAS2 (0920H)
Channel 3	(0932H)	(0931H)	HDMAS3 (0930H)
Channel 4	(0942H)	(0941H)	HDMAS4 (0940H)
Channel 5	(0952H)	(0951H)	HDMAS5 (0950H)

Figure 3.6.2 HDMASn Register

## (2) HDMADn (DMA Transfer Destination Address Setting Register)

The HDMADn register is used to set the DMA transfer destination address. When the destination address is updated by DMA execution, HDMADn is also updated.

HDMAD0 to HDMAD5 have the same configuration.

Although the bus sizing function is supported, the address alignment function is not supported. Therefore, specify an even-numbered address for transferring 2 bytes and an address that is an integral multiple of 4 for transferring 4 bytes.

HDMADn

			HDMA	Dn Regist	er			
	7	6	5	4	3	2	1	0
bit Symbol	DnDA7	DnDA6	DnDA5	DnDA4	DnDA3	DnDA2	DnDA1	DnDA0
Read/Write		_	_	R/	W	_	_	_
After reset	0	0	0	0	0	0	0	0
Function			Desti	nation addre	ss [7:0] for D	MAn		
	15	14	13	12	11	10	9	8
bit Symbol	DnDA15	DnDA14	DnDA13	DnDA12	DnDA11	DnDA10	DnDA9	DnDA8
Read/Write				R/	W			
After reset	0	0	0	0	0	0	0	0
Function			Destir	nation addres	s [15:8] for D	MAn		
	23	22	21	20	19	18	17	16
bit Symbol	DnDA23	DnDA22	DnDA21	DnDA20	DnDA19	DnDA18	DnDA17	DnDA16
Read/Write				R/	W			
After reset	0	0	0	0	0	0	0	0
Function			Destina	ation address	s [23:16] for [	DMAn		

	Destination address [23: 16]	Destination address [15: 8]	Destination address [7: 0]
Channel 0	(0906H)	(0905H)	HDMAD0 (0904H)
Channel 1	(0916H)	(0915H)	HDMAD1 (0914H)
Channel 2	(0926H)	(0925H)	HDMAD2 (0924H)
Channel 3	(0936H)	(0935H)	HDMAD3 (0934H)
Channel 4	(0946H)	(0945H)	HDMAD4 (0944H)
Channel 5	(0956H)	(0955H)	HDMAD5 (0954H)

Figure 3.6.3 HDMADn Register

**TOSHIBA** 

## (3) HDMACAn (DMA Transfer Count A Setting Register)

The HDMACAn register is used to set the number of times a DMA transfer is to be performed by one DMA request. HDMACAn contains 16 bits and can specify up to 65536 transfers (0001H = 0) one transfer, FFFFH = 65535 transfers, 0000H = 65536 transfers). Even when the transfer count A is updated by DMA execution, HDMACAn is not updated.

HDMACA0 to HDMACA5 have the same configuration.

**HDMACAn Register** 

HDMACAn

Ī		7	6	5	4	3	2	1	0			
n	bit Symbol	DnCA7	DnCA6	DnCA5	DnCA4	DnCA3	DnCA2	DnCA1	DnCA0			
	Read/Write				R	/W						
	After reset	0	0	0	0	0	0	0	0			
	Function			Tra	ansfer count	A [7:0] for DI	ИAn					
	/	15	14	13	12	11	10	9	8			
	bit Symbol	DnCA15	DnCA14	DnCA13	DnCA12	DnCA11	DnCA10	DnCA9	DnCA8			
	Read/Write				R	/W						
	After reset	0	0	0	0	0	0	0	0			
	Function		Transfer count A [15:8] for DMAn									

	Transfer count A	Transfer count A
	[15: 8]	[7: 0]
Channel 0		HDMACA0
Channel 0	(0909H)	(0908H)
Channel 1		HDMACA1
Chamiler	(0919H)	(0918H)
Channel 2		HDMACA2
Criannei 2	(0929H)	(0928H)
Channel 3		HDMACA3
Channel 3	(0939H)	(0938H)
Channel 4		HDMACA4
Criailliei 4	(0949H)	(0948H)
Channel 5		HDMACA5
Criannel 5	(0959H)	(0958H)

Figure 3.6.4 HDMACAn Register

TOSHIBA TMP92CZ26A

# (4) HDMACBn (DMA Transfer Count B Setting Register)

The HDMACBn register is used to set the number of times a DMA request is to be made. HDMACBn contains 16 bits and can specify up to 65536 requests (0001H = 0) one request, FFFFH = 65535 requests, 0000H = 65536 requests). When the transfer count B is updated by DMA execution, HDMACBn is also updated.

HDMACB0 to HDMACB5 have the same configuration.

**HDMACBn** Register

**HDMACBn** 

		7	6	5	4	3	2	1	0
n	bit Symbol	DnCB7	DnCB6	DnCB5	DnCB4	DnCB3	DnCB2	DnCB1	DnCB0
	Read/Write				R	/W			
	After reset	0	0	0	0	0	0	0	0
	Function	Transfer count B [7:0] for DMAn							
		15	14	13	12	11	10	9	8
	bit Symbol	DnCB15	DnCB14	DnCB13	DnCB12	DnCB11	DnCB10	DnCB9	DnCB8
	Read/Write				R	/W			
	After reset	0	0	0	0	0	0	0	0
	Function			Tra	nsfer count E	3 [15:8] for D	MAn		

	Transfer count B	Transfer count B
	[15: 8]	[7: 0]
Channal O		HDMACB0
Channel 0	(090BH)	(090AH)
Channal 4		HDMACB1
Channel 1	(091BH)	(091AH)
Channal O		HDMACB2
Channel 2	(092BH)	(092AH)
01 1 0		HDMACB3
Channel 3	(093BH)	(093AH)
Chanal 4	_	HDMACB4
Channel 4	(094BH)	(094AH)
0		HDMACB5
Channel 5	(095BH)	(095AH)

Figure 3.6.5 HDMACBn Register

TOSHIBA TMP92CZ26A

(5) HDMAMn (DMA Transfer Mode Setting Register)

The HDMAMn register is used to set the DMA transfer mode.

 $HDMAM0\ to\ HDMAM5\ have\ the\ same\ configuration.$ 

HDMAMn Register

**HDMAMn** 

	7	6	5	4	3	2	1	0	
bit Symbol				DnM4	DnM3	DnM2	DnM1	DnM0	
Read/Write						R/W			
After reset				0	0	0	0	0	
				DMA transf	er mode		Transfer da	nta size	
				000: Destin	ation INC (I/	$O \rightarrow MEM$ )	00: 1 byte		
				001: Destin	ation DEC (I/	$O \rightarrow MEM$	01: 2 bytes		
				010: Source INC (MEM $\rightarrow$ I/O) 10: 4 bytes					
				011: Source	e DEC (MEM	$\rightarrow$ I/O)	11: Reserve	ed	
Function				100: Source	destination I	NC			
Function				$(MEM \rightarrow MEM)$					
				101: Source	e/destination	DEC			
				(MEM	$I \rightarrow MEM)$				
				110: Source	e/destination	fixed			
				(I/O→	· I/O)				
				111: Reser	ved	(Note 2)			

	Transfer mode [7: 0]
Channel 0	HDMAM0 (090CH)
Channel 1	HDMAM1 (091CH)
Channel 2	HDMAM2 (092CH)
Channel 3	HDMAM3 (093CH)
Channel 4	HDMAM4 (094CH)
Channel 5	HDMAM5 (095CH)

Note 1: Read-modify-write instructions can be used on all these registers.

Note 2: INC: Post-increment

Dec: Post-decrement

I/O: Fixed memory address

MEM: Memory address to be incremented or decremented

Figure 3.6.6 HDMAMn Register

### (6) HDMAE (DMA Operation Enable Register)

The HDMAE register is used to enable or disable the DMAC operation.

Bits 0 to 5 correspond to channels 0 to 5. Unused channels should be set to "0".

HDMAE Register

HDMAE

		7	6	5	4	3	2	1	0	
=	bit Symbol			DMAE5	DMAE4	DMAE3	DMAE2	DMAE1	DMAE0	
1)	Read/Write			R/W						
	After reset			0	0	0	0	0	0	
				DMA channel operation						
	Function			0: Disable						
1: Enable										

Note: Read-modify-write instructions can be used on this register.

Figure 3.6.7 HDMAE Register

## (7) HDMATR (DMA Maximum Bus Occupancy Time Setting Register)

The HDMATR register is used to set the maximum duration of time the DMAC can occupy the bus. The TMP92CZ26A does not have priority levels for bus arbitration. Therefore, once the DMAC owns the bus, other masters (such as the LCDC) must wait until the DMAC completes its transfer operation and releases the bus. This could lead to problems in the system. For example, if the LCDC cannot own the bus as required, the LCD display function may not work properly. To avoid such a situation, the DMAC limits the duration of its bus occupancy by using this timer register. When the DMAC occupies the bus for the duration of time set in this register, it releases the bus even if the specified DMA operation has not been completed yet. After waiting for 16 states, the DMAC asserts a bus request again to execute the rest of the DMA operation.

The DMAC counts the bus occupancy time regardless of which channel is occupying the bus. To set the maximum bus occupancy time, ensure that the HDMAE register is set to "00H" and set HDMATR<DMATE> to "1" and <DMATR6:0> to the desired value.

Note: In case of using S/W start with HDMA, transmission start is to set to "1" DMAR register. However DMAR register can't be used to confirm flag of transmission end. DMAR register reset to "0" when HDMA release bus occupation once with HDMATR function.

HDMATR (097FH)

	HDMATR Register									
	7	6	5	4	3	2	1	0		
bit Symbol	DMATE	DMATR6	DMATR5	DMATR4	DMATR3	DMATR2	DMATR1	DMATR0		
Read/Write	R/W									
After reset	0	0	0	0	0	0	0	0		
	Timer	Maximum bus occupancy time setting								
Function	operation	The value to be set in <dmatr6:0> should be obtained by</dmatr6:0>								
Function	0: Disable		"maximum bus occupancy time / (256/f <sub>SYS</sub> )".							
	1: Enable		"00H" cannot be set.							

LIDMATD Desire

Figure 3.6.8 HDMATR Register

# 3.6.3 DMAC Operation Description

## (1) Overall flowchart

Figure 3.6.9 shows a flowchart for DMAC operation when an interrupt (DMA) is requested.




Figure 3.6.9 Overall Flowchart

#### (2) Bus arbitration

The TMP92CZ26A includes three controllers (DMA controller, LCD controller, SDRAM controller) that function as bus masters apart from the CPU. These controllers operate independently and assert a bus request as required. The controller that receives a bus acknowledgement acts as the bus master. No priorities are assigned to these three controllers, and bus requests are processed in the order in which they are asserted. Once one of the controllers owns the bus, bus requests from other controllers are put on hold until the bus is released again. While one of the controllers is occupying the bus, CPU processing including non-maskable interrupt requests is also put on hold.

## (3) Transfer source and destination memory setting

Either internal or external memory can be set as the source and destination memory or I/O to be accessed by the DMAC. Even when the MMU is used in external memory, the addresses to be accessed by the DMAC should be specified using logical addresses. The DMAC accesses the specified source and destination addresses according to the bus width and number of waits set in the memory controller and the bank settings made in the MMU.


Although the bus sizing function is supported, the address alignment function is not supported. Therefore, specify an even-numbered address for transferring 2 bytes and an address that is an integral multiple of 4 for transferring 4 bytes.

	Data Length	HDMA	Micro DMA	
	1byte	No restriction		
Source address	2byte	Even address		
	4byte	Address in multiples of 4	No restriction	
	1byte	No restriction	No restriction	
Destination address	2byte	Even address		
	4byte	Address in multiples of 4		

Table 3.6.1 Difference point of address setting between HDMA and micro DMA

# (4) Operation timing

The following diagram shows an example of operation timing for transferring 2 bytes from 16-bit memory connected with the  $\overline{\text{CS2}}$  area to 8-bit memory connected with the  $\overline{\text{CS1}}$  area.



# 3.6.4 Setting Example

This section explains how to set the DMAC using an example.

## (1) Transferring music data from internal RAM to I2S by DMA transfer

The 32 Kbytes of data stored in the internal RAM at addresses 2000H to 9FFFH shall be transferred to FIFO-RAM via I2S. Each time an INTI2S request is asserted, 64 bytes (4 bytes x 16 times) shall be transferred to FIFO-RAM using DMAC channel 0. Since INTI2S is an FIFO empty interrupt, the first data must be set in advance. Therefore, only the first 64 bytes shall be transferred by DMA soft start. After 32 Kbytes have been transferred, the INTDMA0 interrupt routine shall be activated to prepare for the next processing.

#### (a) Main routine

No		Instruction	Comments
1	ldl	(hdmas0),2000H	; Source address = 2000H
2	ldl	(hdmad0),i2sbuf	; Destination address = i2sbuf
3	ldw	(hdmaca0),16	; Counter A = 16
4	ldw	(hdmacb0),512	; Counter B = 512 (32768/64)
5	ldb	(hdmam0),0AH	; Transfer mode = source INC, 4 bytes
6	set	0,(hdmae)	; Enable DMA channel 0.
7	ld	(dmar),01H	; Transfer the first 64 bytes by DMA soft start.
8	nop		
9	ld	(dma0v),i2s_vector	; INTI2S = DMA0
10	ld	(intedma01),xxH	; INTDMA level = x
11	ldw	(i2sctl0),xxxxH	; Set operation mode for I2S.
12	ldw	(i2sctl1),xxxxH	; Start I2S transmission.
13	ei	XX	; Enable CPU interrupts.

#### (b) INTDMA0 interrupt routine

No	Instruction	Comments
1	res 0,(hdmae)	; Disable DMA channel 0.
2	:	
3	:	
4	:	
5	:	
6		
7		
8		
9		
10		
11	reti	;

# 3.6.5 Note

1. In case of using S/W start with HDMA, transmission start is to set to "1" DMAR register. However DMAR register can't be used to confirm flag of transmission end. DMAR register reset to "0" when HDMA release bus occupation once with HDMATR function. We recommend to use HDMACBn register (counter value) to confirm flag of transmission end.

TOSHIBA TMP92CZ26A

## 3.6.6 Considerations for Using More Than One Bus Master

In the TMP92CZ26A, the LCD controller, SDRAM controller, and DMA controller may act as the bus master apart from the CPU. Therefore, care must be exercised to enable each of these functions to operate smoothly.

To facilitate explanation of DMA operation performed by each bus master, the DMA transfer operation performed by the DMA controller is defined as "HDMA", the display RAM read operation performed by the LCD controller as "LDMA", and the SDRAM auto refresh operation performed by the SDRAM controller as "ARDMA".

The following explains various cases where two or more bus masters may operate at the same time.

#### (1) CPU + HDMA

The DMA controller performs DMA transfer (HDMA) after issuing a bus request to the CPU and getting a bus acknowledgement. The DMA controller may be active while the CPU is in HALT mode (IDLE2 mode only), in which case HDMA does not interfere with the CPU operation. However, if HDMA is started while the CPU is active, the CPU cannot execute instructions while HDMA is being performed.

Before activating the DMA controller, therefore, it is necessary to estimate the CPU stop time (defined as " $t_{STOP}$  (HDMA)") based on the transfer time, transfer start interval, and number of channels to be used.

CPU bus stop rate =  $t_{STOP}$  (HDMA)[s] / HDMA start interval [s]

#### HDMA start interval [s] = HDMA start interrupt period [s]

Note: The HDMA start interval depends on the period of the HDMA start interrupt source. However, it is also possible to start HDMA by software.

 $t_{STOP}$  (HDMA) [s] = (Source read time + Destination write time) × Transfer count +  $\alpha$ 

state/byte

Memory Type	Internal DAM	Internal RAM External SDRAM 16-bit bus		External SRAM	
Read / Write	internal KAW			8-bit bus	
Read	1 / 4 <sup>(Note 1)</sup>	1 word 6 / 2 \\	2 / 2 <sup>(Note 3)</sup>	2 / 1 <sup>(Note 3)</sup>	
Write	1 / 4	Burst 1 / 2 (Note 2) 1 word 3 / 2 (Note 2)	2 / 2 <sup>(Note 3)</sup>	2 / 1 <sup>(Note 3)</sup>	

Note 1: 2-1-1-1 access. Each consecutive address can be accessed in 1 state.

Note 2: The transfer speed varies depending on the combination of source and destination.

- a) When the source or destination is internal RAM or internal I/O (SFR), burst access (6-1-1-1 access) is possible. Only consecutive addresses on the same page can be accessed in 1 state. Additional 4 states are needed at the end of each burst access.
- b) When the source or destination is other than internal RAM or internal I/O, 1-word access is used.

Note 3: In the case of 0 waits

state/byte

				State/byte	
I/O Type Read / Write	I2S	NANDF	USB	SPI	
Read	-	2/2	2/2	2/4	
Write	2/4	2/2	2/2	2/4	

#### Sample 1) Calculation example for CPU + HDMA

#### Conditions:

CPU operation speed (f<sub>SYS</sub>) : 60 MHz

I2S sampling frequency : 48 KHz (60 MHz/25/50 = 48 KHz)

I2S data transfer bit length : 16 bits

DMAC channel 0 used to transfer 5 Kbytes from internal RAM to I2S

#### Calculation example:

DMAC source data read time:

Internal RAM data read time = 1 state/4 bytes (However, the first 1 byte requires 2 states.)

DMAC destination write time:

I2S register write time = 2 states/4 bytes

Transfer count

To transfer 5 Kbytes of data in 4-byte units, the transfer count is calculated as follows:

5 Kbytes/4 bytes = 1280 [times]

Since I2S generates an interrupt for every 64 bytes, the DMAC's counter A is set to 16 (64 bytes/4 bytes = 16 times) and counter B is set to 80.

\* Since an interrupt is generated 80 times, the first read to internal RAM (which requires 1 additional state) occurs 80 times, requiring additional 80 states in total. In addition, from bus REQ to bus ACK, an overhead time of 2 states is also needed for each interrupt request, requiring additional 160 states in total.

 $t_{\text{STOP}}\left(\text{HDMA}\right) = \left(\left((1+2)\times16\right)\times80\right) + 80 + 160\right) / \, \text{fSYS}\left[S\right] = 68\left[\mu S\right]$ 

HDMA start interval [s] = 1 / I2S sampling frequency [Hz]  $\times$  (64 / 16)

= 83.33 [mS]

CPU bus stop rate =  $t_{STOP}$  (HDMA) [s] / HDMA start interval [s]

 $= 68 [\mu S] / 83.33 [mS] = 0.08 [\%]$ 

#### (2) CPU + LDMA

The LCD controller performs DMA transfer (LDMA) after issuing a bus request to the CPU and getting a bus acknowledgement.

If LDMA is not performed properly, the LCD display function cannot work properly. Therefore, LDMA must have higher priority than the CPU. While LDMA is being performed, the CPU cannot execute instructions.

To display data on the LCD using the LCD controller, it is necessary to estimate to what degree LDMA would interfere with the CPU operation based on the display RAM type, display RAM bus width, LCDD type, display pixel count, and display quality.

The time the CPU stops operation while the LCD controller transfers data for one line is defined as "tstop (LDMA)", which is calculated as shown below for each display mode.

 $t_{STOP}$  (LDMA) = (SegNum × K / 8) ×  $t_{LRD}$ 

16-bit external SRAM :  $t_{LRD} = (2 + wait count) / f_{SYS} [Hz] / 2$ 

Internal RAM :  $t_{LRD} = 1 / f_{SYS} [Hz] / 4$ 16-bit external SDRAM :  $t_{LRD} = 1 / f_{SYS} [Hz] / 2$ 

SegNum : Number of segments to be displayed

K : Number of bits needed for displaying 1 pixel

Monochrome	K = 1
4 gray scales	K = 2
16 gray scales	K = 4
256 colors	K = 8
4096 colors	K = 12
65536 colors	K = 16
262144/16777216 colors	K = 24

Note 1: When SDRAM is used, the overhead time is added as shown below.

$$t_{STOP}$$
 [s] = (SegNum × K/8) ×  $t_{LRD}$  + ((1/ $f_{SYS}$ ) × 8)

Note 2: When internal RAM is used, the overhead time is added as shown below.

$$t_{STOP}$$
 [s] = ( SegNum × K/8 ) x  $t_{LRD}$  + (1/ $f_{SYS}$ )

The CPU bus stop rate indicates what proportion of the 1-line data update time  $t_{LP}$  is taken up by  $t_{STOP}(LDMA)$  and is calculated as follows:

CPU bus stop rate =  $t_{STOP}$  (LDMA) [s] / LHSYNC [period: s]

## Sample2) Calculation examples for CPU + LDMA

#### Conditions 1:

CPU operation speed (f<sub>SYS</sub>) : 60 MHz

Display RAM : Internal RAM

Display size : QVGA (320seg × 240com)

Display quality : 65536 colors (TFT)

Refresh rate : 70 Hz (including 20 clocks of dummy cycles)

#### Calculation example 1:

 $t_{STOP}$  (LDMA) = ((SegNum × K / 8) ×  $t_{LRD}$ ) + (1 /  $f_{SYS}$  [Hz])

=  $((320 \times 16 / 8) \times 1 / f_{SYS} [Hz] / 4) + (1 / f_{SYS} [Hz])$ 

 $= ((640) \times 16.67 [ns] / 4) + 16.67 [ns]$ 

 $= 2.68 [\mu s]$ 

LHSYNC [period: s] = 1/70 [Hz] /(COM+20=260) = 54.95 [µs]

CPU bus stop rate =  $t_{STOP}$  (LCD)[s] / LHSYNC [period: s]

=  $2.68 \, [\mu s] / 54.95 \, [\mu s] = 4.88 \, [\%]$ 

### Conditions 2:

CPU operation speed (f<sub>SYS</sub>) : 10 MHz

Display RAM : 16-bit external SRAM (0 waits)

Display size : QVGA (240seg × 320com)

Display quality : 4096 colors (STN)

Refresh rate : 100 Hz (0 dummy cycles)

#### Calculation example 2:

 $t_{STOP}$  (LDMA) = (SegNum × K / 8) × tLRD

= (240  $\times$  12 / 8)  $\times\,$  ( 2 + wait count) /  $f_{\text{SYS}}$  [Hz] / 2

 $= (360) \times 200 [ns] / 2$ 

 $= 36 [\mu s]$ 

LHSYNC [period: s] = 1/100 [Hz] / (COM = 240) = 41.67 [ $\mu$ s]

CPU bus stop rate =  $t_{STOP}$  (LCD)[s] / LHSYNC [period: s]

= 36 [ $\mu$ s] / 41.67 [ $\mu$ s] = 86.40 [%]

#### (3) CPU + LDMA + ARDMA

The SDRAM controller owns the bus not only when SDRAM is used as the LCD display RAM but also when SDRAM is used as work, data, or stack area. The SDRAM controller occupies the bus (ARDMA) while it refreshes SDRAM data by the auto refresh function.

No special consideration is needed for the ARDMA time normally as it ends within several clocks per specified number of states. However, if the LCD controller occupies the bus continuously, ARDMA cannot be executed at normal intervals and refresh data is stored in a counter specifically provided in the SDRAM controller. In this case, ARDMA is executed successively after the LCD controller releases the bus.

The priorities among the three bus masters should be set in the order of LCDC > SDRAMC > CPU. The time the CPU stops operation while the LCD controller and SDRAM controller are transferring data for one line is defined as " $t_{STOP}$  (LDMA• ARDMA)", which is calculated as follows:

 $t_{STOP}$  (LDMA• ARDMA) =  $t_{STOP}$  (LDMA)[s] - ( $t_{STOP}$  (LDMA)[s] / AR interval [s]  $\times 2$  /  $f_{SYS}$  [Hz])

CPU bus stop rate = t<sub>STOP</sub> (LDMA· ARDMA)[s] / LHSYNC [period: s]

Auto Refresh Intervals

SD	RCR <srs2< th=""><th>2: 0&gt;</th><th>Auto Refresh</th><th></th><th>1</th><th>Frequency (</th><th>System Cloc</th><th>ck)</th><th></th></srs2<>	2: 0>	Auto Refresh		1	Frequency (	System Cloc	ck)	
SRS2	SRS1	SRS0	Interval (states)	6 MHz	10MHz	20MHz	40MHz	60MHz	80MHz
0	0	0	47	7.8	4.7	2.4	1.18	0.78	0.59
0	0	1	78	13.0	7.8	3.9	1.95	1.30	0.98
0	1	0	156	26.0	15.6	7.8	3.90	2.60	1.95
0	1	1	312	52.0	31.2	15.6	7.80	5.20	3.90
1	0	0	468	78.0	46.8	23.4	11.70	7.80	5.85
1	0	1	624	104.0	62.4	31.2	15.60	10.40	7.80
1	1	0	936	156.0	93.6	46.8	23.40	15.60	11.70
1	1	1	1248	208.0	124.8	62.4	31.20	20.80	15.60

Unit: [µs]

## Sample3) Calculation example for CPU + LDMA + ARDMA

#### Conditions:

CPU operating speed(f<sub>SYS</sub>) : 60 MHz

Display RAM : 16-bit external SDRAM

Display size : QVGA (320seg × 240com)

Display quality : 65536 colors (TFT)

Refresh rate : 70 Hz (including 20 clocks of dummy cycles)

SDRAM auto refresh : Every 936 states (15.6 µs)

#### Calculation example:

 $t_{\text{STOP}} \text{ (LDMA)} \hspace{1cm} = \hspace{-0.1cm} (\text{SegNum} \times \text{K / 8}) \times t_{\text{LRD}}) + (8 \text{ / } f_{\text{SYS}} \text{ [Hz]})$ 

 $= ((320 \times 16 \ / \ 8) \times 1 \ / \ f_{SYS} \ [Hz] \ / \ 2) + (8 \ / \ f_{SYS} \ [Hz])$ 

 $= ((640) \times 16.67 \; [ns] \; / \; 2) + 133.33 \; [ns]$ 

 $= 5.47 [\mu s]$ 

LHSYNC [period:s] = 1/70 [Hz] / (COM + 20 = 260) = 54.95 [ $\mu$ s]

Since SDRAM is auto-refreshed once or less in 5.47 [µs]:

 $t_{STOP}$  (ARDMA) = 2 /  $f_{SYS}$  [Hz] = 33.33 [ns]

CPU bus stop rate =  $t_{STOP}(LDMA \cdot ARDMA)$  [s] / LHSYNC [period:s]


=  $(5.47 \ [\mu s] + 33.33 \ [ns]) / 54.95 \ [\mu s] = 10.01 \ [\%]$ 

#### (4) CPU + LDMA+ ARDMA + HDMA

This is a case in which all the bus masters are active at the same time.

Since the LCD display function cannot work properly if the LCD controller cannot perform LDMA properly, the priorities among the four bus masters should be set in the order of LDMA > ARDMA > HDMA > CPU.

Before calculating the CPU bus stop rate, the conditions for proper LCD display shall be considered first.



The above diagram shows the LHSYNC signal, LCP0 signal, and LD-bus signal for transferring data from the LCD controller to the LCD driver, and the transfer operation (LDMA1) for reading data from the display RAM into the FIFO buffer in the LCD controller.

LDMA is started immediately after data has been transferred to the LCD driver. If HDMA is started immediately before LDMA1 is started, LDMA must wait until HDMA has finished before it can be started (LDMA2). LDMA2 must finish operation before the LCD driver output for the next stage is started.

LHSYNC [period: s] – LCD driver data transfer time [s] – tstop(LCD) [s] = HDMA continuous time [s] + CPU operation time [s]

In the case of STN display

LCD driver data transfer time [s] = SegNum/8 × (1/f\_SYS) × (LD bus transfer speed) In the case of TFT display

LCD driver data transfer time [s] = SegNum  $\times$  (1/f<sub>SYS</sub>)  $\times$  (LD bus transfer speed)

#### Sample 4) Calculation example for CPU + LDMA+ ARDMA + HDMA

#### **Conditions:**

CPU operation speed (f<sub>SYS</sub>) : 60 MHz

Display RAM : QVGA (320seg × 240com)

Display quality : 65536 colors (TFT)

Refresh rate : 70 Hz (including 20 clocks of dummy cycles)

SDRAM Auto Refresh : Every 936 states (15.6 µs)

SDRAM : 16-bit width

HDMA : Transfers 5 Kbytes from internal RAM to I2S

#### Calculation example:

$$t_{STOP}$$
 (LDMA) =((SegNum × K / 8) × tLRD) + (1 /  $f_{SYS}$  [Hz])

$$= ((320 \times 16 / 8) \times 1 / f_{SYS} [Hz] / 4) + (1 / f_{SYS} [Hz])$$

$$= ((640) \times 16.67 [ns] / 4) + 16.67 [ns]$$

 $= 2.68 [\mu s]$ 

LHSYNC [period: s] = 1/70 [Hz] /(COM+20 = 260) = 54.95 [ $\mu$ s]

 $t_{STOP}$  (HDMA) = (((1 + 2) × 16) × 80) + 80 + 160) /  $f_{SYS}$  [s] = 68 [ $\mu$ s]

LCD driver data transfer time [s]

= SegNum 
$$\times$$
 (1/f<sub>SYS</sub>)  $\times$  (LD bus transfer speed)

= 320  $\times$  (1/60 MHz)  $\times$  16 = 85 [ $\mu$ s]

Since LHSYNC [period: s] < LCD driver data transfer time [s], this setting is not possible.

When the transfer speed is changed to x4, the LCD driver data transfer time is calculated as follows:

(The transfer speed should be adjusted according to the required specifications.)

LCD driver data transfer time [s]

= SegNum 
$$\times$$
 (1/f<sub>SYS</sub>)  $\times$  (LD bus transfer speed)

$$= 320 \times (1 / 60 MHz) \times 4 = 21.3 [\mu s]$$

LHSYNC [period: s] – LCD driver data transfer time [s] –  $t_{\text{STOP}}(\text{LDMA})$ 

$$= 54.95 \; [\mu s] - 21.3 \; [\mu s] - 2.68 \; [\mu s] = 30.94 \; [\mu s]$$

To realize proper LCD display, the maximum time HDMA can occupy the bus at a time (maximum HDMA time) must be set to 30.92 [ $\mu$ S] or less. Although transferring all 5 Kbytes from the internal RAM to I2S requires  $t_{STOP}$  (HDMA) = 68 [ $\mu$ S], the maximum HDMA time should be limited by using the HDMATR register.

#### **HDMATR** Register

HDMATR (097FH)

	TIDINATE Register								
	7	6	5	4	3	2	1	0	
bit Symbol	DMATE	DMATR6	DMATR5	DMATR4	DMATR3	DMATR2	DMATR1	DMATR0	
Read/Write			R/W						
After reset	0	0	0	0	0	0	0	0	
	Timer			Maximum b	us occupanc	y time setting	l		
Function	operation		The value	to be set in	<dmatr6:0:< td=""><td>&gt; should be o</td><td>btained by</td><td></td></dmatr6:0:<>	> should be o	btained by		
Function	0: Disable		"ma	aximum bus	occupancy tir	me / (256/fSY	<b>′</b> S)".		
	1: Enable			"00	H" cannot be	set.			

Note: Read-modify-write instructions can be used on this register.

By writing "87H" to the HDMATR register, the maximum HDMA time is set to 29.9 [ $\mu$ s] (256  $\times$  7  $\times$  (1 / f<sub>SYS</sub>)). Since HDMA start interval [period:s] = 83.33 [ms] is longer than LHSYNC [period:s] = 54.95 [ $\mu$ s], it is assumed that HDMA transfer occurs once during LHSYNC [period:s].

Since SDRAM is auto-refreshed once or less in 5.47 [µs]:

$$t_{STOP} (ARDMA) = 2 / f_{SYS} [Hz] = 33.33 [ns]$$

The time LDMA, ARDMA, and HDMA all occupy the bus is defined as:

t<sub>STOP</sub>(LDMA· ARDMA· HDMA)

Based on the above, the CPU bus stop rate is calculated as follows:

CPU bus stop rate = 
$$t_{STOP}(LDMA \cdot ARDMA \cdot HDMA)$$
 [s] / LHSYNC [period:s]  
=  $(5.47 \ [\mu s] + 33.33 \ [ns] + 29.9 \ [\mu s]) / 54.95 \ [\mu s] = 64.42 \ [\%]$ 

Note: To be precise, the bus assert time and RAM access time are added each time the HDMA transfer time is forcefully terminated at 29.9 [μs].

# Sample 5) Calculation example when using CPU + LCDC + SDRAMC + HDMA at same time (Worst case)

#### Conditions:

CPU operation speed (f<sub>SYS</sub>) : 80MHz

Display RAM : Internal RAM

Display size : QVGA (320seg × 240com)

Display quality : 16777216 color (TFT)

Refresh rate : 70Hz

HDMA : Transfers 225 Kbytes from internal RAM to SDRAM

#### Calculation example:

$$\begin{split} t_{STOP} \text{ (LCD)} &= ((SegNum \times K/8) \times t_{LRD}) + (1/f_{SYS} \text{ [Hz]}) \\ &= ((320 \times 24/8) \times 1/f_{SYS} \text{ [Hz]}/4) + (1/f_{SYS} \text{ [Hz]}) \\ &= ((960) \times 12.5 \text{ [nS]}/4) + 12.5 \text{ [nS]} \end{split}$$

= 3.0125 [μS]

LHSYNC [period: S] = 1/70 [Hz]/ (COM+20) = 54.9 [ $\mu$ S]

 $t_{\text{STOP}} \text{ (HDMA)} \hspace{1cm} = (((2+1)\times 4)\times 57600) + 28800 + 14400)/f_{\text{SYS}} \text{ [S]} = 9180 \text{ [}\mu\text{S]}$ 

LCD driver data transfer time [S]

= SegNum 
$$\times$$
 (1/fsys)  $\times$  (LD bus transfer speed)

= 320 
$$\times$$
 (1/80MHz)  $\times$  8 = 32 [µS]

LHSYNC [cycle S] - LCD driver data transfer time [S] - t<sub>STOP</sub> (LCD)

= 
$$54.9 [\mu S] - 32 [\mu S] - 3.0125 [\mu S] = 19.8875 [\mu S]$$

To realize proper LCD display, the maximum time HDMA can occupy the bus at a time (maximum HDMA time) must be set to 19.8875 [ $\mu$ S] or less. Although transferring all 225 Kbytes from the internal RAM to SDRAM requires  $t_{STOP}$  (HDMA) = 9180 [ $\mu$ s], the maximum HDMA time should be limited by using the HDMATR register.

HDMATR (097FH)

-	HDMATK register								
	7	6	5	4	3	2	1	0	
Bit Symbol	DMATE	DMATR6	DMATR5	DMATR4	DMATR3	DMATR2	DMATR1	DMATR0	
Read/Write		R/W							
After reset	0	0	0	0	0	0	0	0	
Function	Timer operation 0: Disable 1:Enable	Maximum bus occupancy time setting The value to be set in <dmatr6:0> should be obtained by "Maximum bus occupancy time / (256/f<sub>SYS</sub>)". "00H" cannot be set.</dmatr6:0>							

Note: Read-modify-write instructions can be used on this register.

By writing "86H" to the HDMATR register, the maximum HDMA time is set to 19.2[ $\mu$ s] (256 × 6 × (1 / f<sub>SYS</sub>)).

Note: To be precise, the bus assert time and RAM access time are added each time the HDMA transfer time is forcefully terminated at 19.2 [ $\mu$ s].

## 3.7 Function of ports

TMP92CZ26A has I/O port pins that are shown in Table 3.7.1 in addition to functioning as general-purpose I/O ports, these pins are also used by internal CPU and I/O functions. Table 3.7.2 lists I/O registers and their specifications.

Port Name	Pin Name	Number of Pins	I/O	R	I/O Setting	Pin Name for built-in function
Port 1	P10 to P17	8	I/O	_	bit	D8 to D15
Port 4	P40 to P47	8	Output	_	bit	A0 to A7
Port 5	P50 to P57	8	Output	-	bit	A8 to A15
Port 6	P60 to P67	8	I/O	_	bit	A16 to A23
Port 7	P70	1	Output	_	(Fixed)	RD
	P71	1	I/O	_	bit	WRLL, NDRE
	P72	1	I/O	_	bit	WRLU, NDWE
	P73	1	I/O	-	bit	EA24
	P74	1	I/O	_	bit	EA25
	P75	1	I/O	_	bit	$R/\overline{W}$ , NDR/ $\overline{B}$
	P76	1	I/O	_	bit	WAIT
Port 8	P80	1	Output	_	(Fixed)	CS0
	P81	1	Output	_	(Fixed)	CS1, SDCS
	P82	1	Output	_	(Fixed)	CS2, CSZA
	P83	1	Output	_	(Fixed)	CS3, CSXA
	P84	1	Output	_	(Fixed)	CSZB
	P85	1	Output	_	(Fixed)	CSZC
	P86	1	Output	_	(Fixed)	CSZD, ND0CE
	P87	1	Output	_	(Fixed)	CSXB, ND1CE
Port 9	P90	1	I/O	_	bit	TXD0
	P91	1	I/O	_	bit	RXD0
	P92	1	I/O	_	bit	SCLK0, CTS0
	P96	1	Input	PD	(Fixed)	INT4, PX
	P97	1	Input	_	(Fixed)	PY
Port A	PA0 to PA7	8	Input	U	(Fixed)	KI0 to KI7
Port C	PC0	1	I/O	-	bit	INT0
	PC1	1	I/O	_	bit	INT1, TA0IN
	PC2	1	I/O	_	bit	INT2
	PC3	1	I/O	_	bit	INT3, TA2IN
	PC4	1	I/O	_	bit	EA26
	PC5	1	I/O	-	bit	EA27
	PC6	1	I/O	-	bit	EA28
	PC7	1	I/O	-	bit	KO8
Port F	PF0	1	I/O	-	bit	I2S0CKO
	PF1	1	I/O	-	bit	12S0DO
	PF2	1	I/O	-	bit	I2S0WS
	PF3	1	I/O	_	bit	I2S1CKO
	PF4	1	I/O	=	bit	I2S1DO
	PF5	1	I/O	=	bit	I2S1WS
	PF7	1	Output	-	(Fixed)	SDCLK
Port G	PG0 to PG1	2	Input	_	(Fixed)	AN0 to AN1
	PG2	1	Input		(Fixed)	AN2, MX
	PG3	1	Input	_	(Fixed)	AN3, ADTRG, MY
	PG4 to PG5	2	Input	_	(Fixed)	AN4 to AN5

Table 3.7.1 Port Functions (2/3)

Pin Name	Number of Pins	1	R	I/O Setting	Pin Name for built-in function
PJ0	1	Output	1	(Fixed)	SDRAS, SRLLB
		•		` ′	SDCAS, SRLUB
PJ2	1		_	` ′	SDWE , SRWR
PJ3	1		_	` ′	SDLLDQM
	1	•	_	` ′	SDLUDQM
			_	` '	NDALE
			_		NDCLE
			_		SDCKE
	1		_		LCP0
	1		_	` ′	LLOAD
		•		` ′	LFR
				,	LVSYNC
			_	` ′	LHSYNC
		•		` ′	LGOE0
				` '	LGOE1
				, ,	LGOE2
				· · · · · · · · · · · · · · · · · · ·	LD0 to LD7
				, ,	MLDALM, TA1OUT
	1	·		` ′	ALARM, MLDALM
		·		` ′	PWE PWE
				i i	KO0 to KO7
					TA3OUT
					TA5OUT
					INT5, TA7OUT
					INT6, TB0IN0
					INT7, TB1IN0
					TB0OUT0
		•		` ′	TB1OUT0
		·		` ′	SPDI
					SPDO
			_		SPCS
					SPCLK
			i		LD8 to LD15
PU0 to PU4	6	1/0	_	bit	LD16 to LD20 , LD22
	1	I/O		hit	LD21
					LD23, EO_TRGOUT
					SCLK0
					_
					<u> </u>
			_		SDA
			_		
			=		SCL
			_		CLKOLIT L DIV
PX4	1	Output	-	bit	CLKOUT, LDIV
PX5	1	I/O	_	bit	X1USB
	Pin Name  PJ0 PJ1 PJ2 PJ3 PJ4 PJ5 PJ6 PJ7 PK0 PK1 PK2 PK3 PK4 PK5 PK6 PK7 PL0 to PL7 PM1 PM2 PM7 PN0 to PN7 PP1 PP2 PP3 PP4 PP5 PP6 PP7 PR0 PR1 PR2 PR3 PT0 to PT7 PU0 to PU4 ,PU6 PU7 PU5 PU7 PV0 PV1 PV2 PV3 PV4 PV6 PV7 PW0 to PW7	Pin Name         Number of Pins           PJ0         1           PJ1         1           PJ2         1           PJ3         1           PJ4         1           PJ5         1           PJ6         1           PJ7         1           PK0         1           PK1         1           PK2         1           PK3         1           PK4         1           PK5         1           PK6         1           PK7         1           PK6         1           PK7         1           PM0 to PL7         8           PM1         1           PM2         1           PM3         1           PP4         1           PP5         1           PP6         1           PP7         1           PR0         1           PR1         1           PR2         1           PR3         1           PU5         1           PU5         1           PU7         1	Pin Name         Number of Pins         I/O           PJ0         1         Output           PJ1         1         Output           PJ2         1         Output           PJ3         1         Output           PJ4         1         Output           PJ5         1         I/O           PJ6         1         I/O           PJ7         1         Output           PK0         1         Output           PK1         1         Output           PK2         1         Output           PK3         1         Output           PK3         1         Output           PK4         1         Output           PK5         1         Output           PK6         1         Output           PK7         1         Output           PK7         1         Output           PM1         1         Output           PM2         1         Output           PM3         1         I/O           PP3         1         I/O           PP4         1         I/O           PP5         1	Pin Name         Number of Pins         I/O         R           PJ0         1         Output         —           PJ1         1         Output         —           PJ2         1         Output         —           PJ3         1         Output         —           PJ4         1         Output         —           PJ5         1         I/O         —           PJ6         1         I/O         —           PJ7         1         Output         —           PK0         1         Output         —           PK1         1         Output         —           PK2         1         Output         —           PK3         1         Output         —           PK3         1         Output         —           PK4         1         Output         —           PK5         1         Output         —           PK6         1         Output         —           PK6         1         Output         —           PK7         1         Output         —           PM1         1         Output         —     <	Pin Name         Pins         I/O         R         I/O Setting           PJ0         1         Output         — (Fixed)           PJ1         1         Output         — (Fixed)           PJ2         1         Output         — (Fixed)           PJ3         1         Output         — (Fixed)           PJ4         1         Output         — (Fixed)           PJ5         1         I/O         — bit           PJ6         1         I/O         — bit           PJ7         1         Output         — (Fixed)           PK0         1         Output         — (Fixed)           PK1         1         Output         — (Fixed)           PK2         1         Output         — (Fixed)           PK3         1         Output         — (Fixed)           PK3         1         Output         — (Fixed)           PK4         1         Output         — (Fixed)           PK5         1         Output         — (Fixed)           PK6         1         Output         — (Fixed)           PK7         1         Output         — (Fixed)           PM7         1

Table 3.7.1 Port Functions (3/3)

Port Name	Pin Name	Number of Pins	I/O	R	I/O Setting	Pin Name for built-in function
Port Z	PZ0	1	I/O	-	bit	EI_PODDATA
	PZ1	1	I/O	-	bit	EI_SYNCLK
	PZ2	1	I/O	_	bit	EI_PODREQ
	PZ3	1	I/O	_	bit	EI_REFCLK
	PZ4	1	I/O	_	bit	EI_TRGIN
	PZ5	1	I/O	_	bit	EI_COMRESET
	PZ6	1	I/O	-	bit	EO_MCUDATA
	PZ7	1	I/O	_	bit	EO_MCUREQ

Table 3.7.2 I/O Port and Specifications (1/4)

X: Don't care

Port	Pin name	Charification		I/O re	gister		
Port	Pin name	Specification	Pn	PnCR	PnFC	PnFC2	
Port 1	P10 toP17	Input port	Х	0	0		
		Output port	Х	1	U	None	
		D8 to D15 bus	Х	Х	X 1		
Port 4	P40 to P47	Output port	Х	None	0	None	
		A0 to A7 Output	Х	None	1	None	
Port 5	P50 to P57	Output port	Х	None	0	Nana	
		A8 to A15 Output	Х	None	1	None	
Port 6	P60 to P67	Input port	Х	0			
		Output port	Х	1	0	None	
		A16 to A23 Output	Х	Х	1		
Port 7	P70 to P76	Output port	Х	1	0		
	P71 to P76	Input port	Х	0	0		
	P70	RD Output	Х	None	1		
<u>-</u>	P71	WRLL Output	1	_	_		
		NDRE Output	0	1	1		
	P72	WRLU Output	1			l	
		NDWE Output	0	1	1	None	
	P73	EA24 Output	Х	1	1		
	P74	EA25 Output	Х	1	1	1	
	P75	R/W Output	Х	1	1		
		NDR/B Input	Х	0	1		
	P76	WAIT Input	Х	0	1		
Port 8	P80 to P87	Output port	Х		0	0	
	P80	CS0 Output	Х		1	None	
	P81	CS1 Output	Х		1	0	
		SDCS Output	Х		Х	1	
	P82	CS2 Output	Х		1	0	
		CSZA Output	Х		0	1	
		SDCS Output	Х		1	1	
	P83	CS3 Output	Х	None	1	0	
. 55		CSXA Output	Х		Х	1	
	P84	CSZBOutput	Х		1		
	P85	CSZC Output	Х		1	None	
	P86	CSZD Output	Х		1	0	
		ND0CE Output	Х		1	1	
	P87	CSXB Output	Х		1	0	
		ND1CE Output	X		1	1	

Table3.7.2 I I/O Port and Specifications (2/4)

X: Don't care

D = ==	Diamerra	Charification		I/O register			
Port	Pin name	Specification	Pn	PnCR	PnFC	PnFC2	
Port 9	P90, P92	Input port	Х	0	0	None	
	P91	Input port, RXD0 Input	Х	0	None	None	
	P96	Input port	Х	None	0	None	
	P97	Input port	Х	None	None	None	
	P90 to P92	Output port	Х	1	0	0	
	P90	TXD0 Output	Х	1	1	0	
		TXD0 Output (Open-drain)	Х	1	1	1	
	P92	SCLK0 Output	Х	1	1	0	
		SCLK0, CTS0 Input	Х	0	0	0	
	P96	INT4 Input	Х	None	1	None	
Port A	PA0 to PA7	Input port	Х		0		
		KI0 to KI7 Input	Х	None	1	None	
Port C PC0 to	PC0 to PC7	Input port	Х	0	0		
		Output port	Х	1	0		
	PC0	INT0 Input	Х	0	1		
	PC1	INT1 Input	Х	0	1		
		TAOIN Input	Х	1	1		
	PC2	INT2 Input	Х	0	1	l	
	PC3	INT3 Input	Х	0	1	None	
		TA2IN Input	Х	1	1		
	PC4	EA26 Output	Х	0	1		
	PC5	EA27 Output	Х	0	1		
	PC6	EA28 Output	Х	0	1		
	PC7	KO8 Output (Open-drain)	Х	1	1		
Port F	PF0 to PF5	Input port	Х	0	0		
	PF0 to PF5	Output port	Х	1	0		
	PF7	Output port	Х	None	0		
	PF0	I2S0CKO Output	Х	Х	1		
	PF1	I2S0DO Output	Х	Х	1	]	
	PF2	I2S0WS Output	Х	Х	1	None	
	PF3	I2S1CKO Output	1	Х	1		
	PF4	I2S1DO Output	Х	Х	1		
	PF5	I2S1WS Output	Х	Х	1		
	PF7	SDCLK Output	Х	None	1	1	

Table3.7.2 I/O Port and Specifications (3/4)

X: Don't care

		3.7.2 I/O Port and Specifications		I/O register				
Port	Pin name	Specification	Pn	PnCR	PnFC	PnFC2		
Port G	PG0 to PG5	Input port						
	. 55 15 1 55	AN0 to AN5 Input			0			
	PG3	ADTRG Input	X	None	1	None		
	PG2	MX Output Note:						
	PG3	MY Output Note:			0			
Port J	PJ5 to PJ6	Input port	Х	0	0			
	PJ5 to PJ6	Output port	X	1	0			
	PJ0 to PJ4,			'	0			
	PJ7	Output port	Х	None	0			
	PJ0	SDRAS, SRLLB Output	X		1			
	PJ1	SDCAS, SRLUB Output	X		1	None		
	PJ2	SDWE, SRWR Output	Х	None	1	None		
	PJ3	SDLLDQM Output	X		1			
	PJ4	SDLUDQM Output	Х		1			
	PJ5	NDALE Output	Х		_			
	PJ6	NDCLE Output	Х	1	1			
	PJ7	SDCKE Output	Х	None	1			
Port K	PK0 to PK7	Output port	Х		0			
	PK0	LCP0 output	Х		1			
	PK1	LLOAD output	Х	1	1	1		
	PK2	LFR output	Х		1			
	PK3	LVSYNC output	Х	None	1	None		
	PK4	LHSYNC output	X		1			
	PK5	LGOE0 output	X		1			
	PK6	LGOE1 output	X		1			
	PK7	LGOE2 output	X	1	1	1		
Port L	PL0 to PL7	Output port	Х		0			
	PL0 to PL7	LD0 to LD7 Output	X	None	1	None		
Port M	PM1 to PM2	Output port	X		0			
	PM1	TA1OUTOutput	0	1	1			
		MLDALM Output	1		1			
	PM2	MLDALM Output	0	None	1	None		
	I WZ	ALARM Output	1		1			
	PM7	PWE Output	X	1	1	· •		
Port N	PN0 to PN7	Input port	X	0	0			
1 01111	1110101111	Output port (CMOS Output)	X	<u> </u>	0	None		
		KO Output (Open-drain Output)		1		None		
Port P	PP1 to PP5	Input port	X	0	0			
FUILE		' '	X	1	0	1		
	PP1 to PP5	Output port	X					
	PP6 to PP7	Output port		None	0			
	PP1	TASOUT output	X	1	1			
	PP2	TA5OUT output	X	1	1	1		
	PP3	INT5 input	X	0	1	None		
	DD4	TA7OUT output	X	1		None		
	PP4	INT6 input	X	0	1			
	DDC	TB0IN0 input	X	1		1		
	PP5	INT7 input	X	0	1			
	DDC	TB1IN0 input	X	1		1		
	PP6	TB0OUT0 output	X	None	1	-		
	PP7	TB1OUT1 output	X		1	1		

Note: Case of using touch screen

Table 3.7.2 I/O Port and Specifications (4/4)

X: Don't care

				I/O register				
Port	Pin name	Specification	Pn	PnCR	PnFC	PnFC2		
Port R	PR0 to PR3	Input port	Х	0	0			
	PR0 to PR3	Output port	Х	1	0			
	PR0	SPDI Input	Х	0	1	NI.		
	PR1	SPDO Output	Х	1	1	None		
	PR2	SPCS Output	Х	1	1	ı		
	PR3	SPCLK Output	Х	1	1			
Port T	PT0 to PT7	Input port	Х	0	0			
	PT0 toPT7	Output port	Х	1	0	None		
	PT0 to PT7	LD8 to LD15 Output	Х	1	1			
Port U	PU0 to PU7	Input port	Х	0	0			
	PU0 to PU7	Output port	Х	1	0	1		
	PU0 to PU7	LD16 to LD23 Output	Х	1	1	None		
	PU7	EO_TRGOUT (DBGE = "0") Note:	Х	Х	Х			
Port V	PV0 to PV2	Input port	Х	0	0			
	PV0 to PV4	Output port	Х	1	0	None		
	PV6 to PV7	Input port	Х	0	0			
	PV6 to PV7	Output port	Х	1	0	0		
	PV6 to PV7	Output port (Open-drain)	Output port (Open-drain) X 1		0	1		
	PV0	SCLK0 Output	SCLK0 Output X		1	None		
	PV6	SDA I/O	Х	1	1	0		
		SDA I/O (Open-drain)	Х	1	1	1		
	PV7	SCL I/O	Х	1	1	0		
		SCL I/O (Open-drain)	Х	1	1	1		
Port W	PW0 to PW7	Input port	Х	0	0	None		
	PW0 to PW7	Output port	Х	1	0	None		
Port X	PX5, PX7	Input port	Х	0	0			
	PX4	Output port	Х	None	0			
	PX5, PX7	Output port	Х	1	0	Nana		
	PX4	CLKOUT Output	0	N	1	None		
		LDIV Output	1	None	1			
	PX5	X1USB Input	Х	0	1			
Port Z	PZ0 to PZ7	Input port	Х	0	0	None		
		Output port	Х	1	0	None		
	PZ0	EI_PODDATA (DBGE = "0") Note:	Х	Х	Х			
	PZ1	EI_SYNCLK (DBGE = "0") Note:	Х	Х	Х			
	PZ2	EI_PODREQ (DBGE = "0") Note:	Х	Х	Х			
	PZ3	EI_REFCLK (DBGE = "0") Note:	Х	Х	Х	None		
	PZ4	EI_TRGIN (DBGE = "0") Note:	Х	Х	Х	None		
	PZ5	EI_COMRESET (DBGE = "0") Note:	Х	Х	Х	]		
	PZ6	EO_MCUDATA (DBGE = "0") Note:	Х	Х	Х			
	PZ7	EO_MCUREQ (DBGE = "0") Note:	Х	Х	Х	]		

Note: When Debug mode, it is set to the Debug pin regardless of port setting.

## 3.7.1 Port 1 (P10 to P17)

Port1 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P1CR and function register P1FC.

In addition to functioning as a general-purpose I/O port, port1 can also function as a data bus (D8 to D15).

Setting the AM1 and AM0 pins as shown below and resetting the device initialize port 1 to the following function pins:

AM1	AM0	MO Function Setting after reset is released				
0	0	Don't use this setting				
0	1	Data bus (D8 to D15)				
1	0	Don't use this setting				
1	1	Input port (P10 to P17)				




Figure 3.7.1 Port1

	Port 1 register								
		7	6	5	4	3	2	1	0
P1	bit Symbol	P17	P16	P15	P14	P13	P12	P11	P10
(0004H)	Read/Write				R/	W			
	After reset		Data t	from external	port (Output	t latch registe	er is cleared	to "0")	
	Port 1 Control register								
		7	6	5	4	3	2	1	0
P1CR	bit Symbol	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
(0006H)	Read/Write				V	V			
	After reset	0	0	0	0	0	0	0	0
	Function				0: Input	1: Output			
Port 1 Function register									
		7	6	5	4	3	2	1	0
P1FC	bit Symbol								P1F
(0007H)	Read/Write								W
	After reset Note2:								0/1
	Function								0: Port 1:Data bus (D8 to D15)
				Port '	I Drive regist	ter			
		7	6	5	4	3	2	1	0
P1DR	bit Symbol	P17D	P16D	P15D	P14D	P13D	P12D	P11D	P10D
(0081H)	Read/Write		·		R/	W			
	After reset	1	1	1	1	1	1	1	1
	Function			Input/Output	buffer drive	register for s	tandby mode	)	

Note1: Read-modify-write is prohibited for P1CR, P1FC. Note2: It is set to "Port" or "Data bus" by AM pins state.

Figure 3.7.2 Register for Port1

## 3.7.2 Port 4 (P40 to P47)

Port4 is an 8-bit general-purpose Output ports. In addition to functioning as a general-purpose Output port, port4 can also function as an address bus (A0 to A7). Each bit can be set individually for function. Setting the AM1 and AM0 pins as shown below and resetting the device initialize port 4 to the following function pins:

AM1	AM0	AMO Function Setting after reset is released				
0	0 Don't use this setting					
0	1	Address bus (A0 to A7)				
1	0	Don't use this setting				
1	1	Output port (P40 to 47)				




Figure 3.7.3 Port4

				Po	rt 4 register						
		7	6	5	4	3	2	1	0		
P4	bit Symbol	P47	P46	P45	P44	P43	P42	P41	P40		
(0010H)	Read/Write				R/	W					
	After reset	0	0	0	0	0	0	0	0		
				Port 4 F	unction regi	ster					
		7	6	5	4	3	2	1	0		
P4FC (0013H)	bit Symbol	P47F	P46F	P45F	P44F	P43F	P42F	P41F	P40F		
	Read/Write	W									
	After reset	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1		
	Note2:										
	Function			0:Pc	ort 1:Addre	ss bus (A0 to	A7)				
				Port 4	Drive regist	er					
		7	6	5	4	3	2	1	0		
P4DR	bit Symbol	P47D	P46D	P45D	P44D	P43D	P42D	P41D	P40D		
(0084H)	Read/Write				R	W					
	After reset	1	1	1	1	1	1	1	1		
	Function			Input/Output	buffer drive	register for s	tandby mode	)			

Note1: Read-modify-write is prohibited for P4FC.

Note2: It is set to "Port" or "Data bus" by AM pins state.

Figure 3.7.4 Register for Port1r

## 3.7.3 Port 5 (P50 to P57)

Port5 is an 8-bit general-purpose Output ports. In addition to functioning as a general-purpose I/O port, port5 can also function as an address bus (A8 to A15). Each bit can be set individually for function. Setting the AM1 and AM0 pins as shown below and resetting the device initialize port 5 to the following function pins:

AM1	AM0	Function Setting after reset is released
0	0	Don't use this setting
0	1	Address bus (A8 ~ A15)
1	0	Don't use this setting
1	1	Output port (P50 ~ P57)




Figure 3.7.5 Port5

				Po	rt 5 register						
		7	6	5	4	3	2	1	0		
P5	bit Symbol	P57	P56	P55	P54	P53	P52	P51	P50		
(0014H)	Read/Write				R/	W					
	After reset	0	0	0	0	0	0	0	0		
Port 5 Function register											
		7	6	5	4	3	2	1	0		
P5FC	bit Symbol	P57F	P56F	P55F	P54F	P53F	P52F	P51F	P50F		
(0017H)	Read/Write				V	V					
	After reset	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1		
	Note2:										
	Function	0:Port 1:Address bus (A8 to A15)									
				Port 5	Drive regist	er					
		7	6	5	4	3	2	1	0		
P5DR	bit Symbol	P57D	P56D	P55D	P54D	P53D	P52D	P51D	P50D		
(0085H)	Read/Write				R/	W					
(2230)	After reset	1	1	1	1	1	1	1	1		
	Function			Input/Output	buffer drive	register for s	tandby mode	)			

Note1: Read-modify-write is prohibited for P5FC.

Note2: It is set to "Port" or "Data bus" by AM pins state.

Figure 3.7.6 Register for Port5

## 3.7.4 Port 6 (P60 to P67)

Port6 is an 8-bit general-purpose I/O ports. Bits can be individually set as either inputs or outputs and function by control register P6CR and function register P6FC.

In addition to functioning as a general-purpose I/O port, port6 can also function as an address bus (A16 to A23). Setting the AM1 and AM0 pins as shown below and resetting the device initialize port 6 to the following function pins:

AM1	AM0	Function Setting after reset is released
0	0	Don't use this setting
0	1	Address bus(A16 ~ A23)
1	0	Don't use this setting
1	1	Input port(P60 ~ P67)




Figure 3.7.7 Port6

			Port 6 register									
		7	6	5	4	3	2	1	0			
P6	bit Symbol	P67	P66	P65	P64	P63	P62	P61	P60			
(0018H)	Read/Write				R/	W						
	After reset		Data	from externa	l port (Outpu	t latch registe	er is cleared	to "0")				
	Port 6 Control register											
		7	6	5	4	3	2	1	0			
P6CR	bit Symbol	P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C			
(001AH)	Read/Write				V	٧						
	After reset	0	0	0	0	0	0	0	0			
	Function				0:Input	1:Output						
	Port 6 Function register											
		7	6	5	4	3	2	1	0			
P6FC	bit Symbol	P67F	P66F	P65F	P64F	P63F	P62F	P61F	P60F			
(001BH)	Read/Write	W										
	After reset	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1			
	Note2:						1.00)					
	Function	0: Port 1:Address bus (A16 to A23)										
		1	1	ı	rive buffer re		1	1				
		7	6	5	4	3	2	1	0			
P6DR	bit Symbol	P67D	P66D	P65D	P64D	P63D	P62D	P61D	P60D			
(0086H)	Read/Write	1		<del>i</del>	R	W	<del>i</del>	<del>i</del>				
	After reset	1	1	1	1	1	1	1	1			
	Function			Input/Output	buffer drive	register for s	tandby mode	)				

Note: Read-modify-write is prohibited for P6CR, P6FC.

Note2: It is set to "Port" or "Data bus" by AM pins state.

Figure 3.7.8 Register for Port6

## 3.7.5 Port 7 (P70 to P76)


Port7 is a 7-bit general-purpose I/O port (P70 is used for output only). Bits can be individually set as either inputs or outputs by control register P7CR and function register P7FC. In addition to functioning as a general-purpose I/O port, P70 to P76 pins can also function interface-pin for external memory.

A reset initializes P70 pin to output port mode, and P71 to P76 pins to input port mode.

Setting the AM1 and AM0 pins as shown below and resetting the device initialize port 7 to the following function pins:

Initial setting of P70 pin

AM1	AM0	Function Setting after reset is released
0	0	Don't use this setting
0	1	RD pin
1	0	Don't use this setting
1	1	Output port (P70)








Figure 3.7.9 Port7








Figure 3.7.10 Port7

			1	1	ort 7 register		Ì		1		
		7	6	5	4	3	2	1	0		
1CH)	bit Symbol		P76	P75	P74	P73	P72	P71	P70		
,	Read/Write				1	R/W	1				
				external port	Data from	external po		m external po			
	After reset			ch register is	(Output lat	ch register	is (Output	latch register	is 1		
			set t	o "1")	cleared to	"0")	S	et to "1")			
	_			Port 7	Control regi						
		7	6	5	4	3	2	1	0		
CR	bit Symbol		P76C	P75C	P74C	P73C	P72C	P71C			
)1EH)	Read/Write				_	W	•				
	After reset		0	0	0	0	0	0			
	Function			0: Input 1: Output							
				Port 7 F	unction reg	jister					
		7	6	5	4	3	2	1	0		
FC	bit Symbol		P76F	P75F	P74F	P73F	P72F	P71F	P70F		
rC 1FH)	Read/Write	$\overline{}$	1701	1 701		W	1		1 1 7 01		
, 11 11)	After reset	$\overline{}$	0	0	0	0	0	0	0/1 Note		
	Function				r to following table		0:Port	0:Port	0:Port		
	1 dilottori		1: WAIT		·	-	1: NDWE <p72>=0</p72>		1: RD		
							WRLU at	NDRE at <p71>=0</p71>			
							<p72>=1</p72>	WRLL at			
								<p71>=1</p71>			
					Drive regis		1 0				
		7	6	5	4	3	2	1	0		
DR	bit Symbol		P76D	P75D	P74D	P73D	P72D	P71D	P70D		
087H)	Read/Write			1	R/W						
	After reset		1	1	1	1	1	1	1		
	Function			Input/0	Output buffe	er drive regi	ter for standby mode				
P73	3 setting		P72	setting			P71 setti	ng			
<p73< td=""><td></td><td></td><td><p< td=""><td>72C&gt;</td><td></td><td></td><td>\P7,1C&gt;</td><td></td><td></td></p<></td></p73<>			<p< td=""><td>72C&gt;</td><td></td><td></td><td>\P7,1C&gt;</td><td></td><td></td></p<>	72C>			\P7,1C>				
<p73f></p73f>	0	1	<p72f< td=""><td>0</td><td></td><td>1</td><td><p71f< td=""><td>0</td><td>1</td></p71f<></td></p72f<>	0		1	<p71f< td=""><td>0</td><td>1</td></p71f<>	0	1		
0	Input Port	Output Por	rt 0	Input F	Port Outp	ut Port	0	Input Port	Output Port		
	Reserved	EA24Outpu		Reser	ved NDWE	Output		Reserved	NDRE Output		
1			1		(at <p7< td=""><td>2&gt;=0) Output</td><td>1</td><td></td><td>at <p71>=0) WRLL Output</p71></td></p7<>	2>=0) Output	1		at <p71>=0) WRLL Output</p71>		
						772>=1)			at <p71>=1)</p71>		
76 set	ting		P75 s	etting			P74 setting	n			
<b>√</b> P7	6C>			'5C>			<p74c></p74c>				
<p76f></p76f>	0	1	<p75f></p75f>	0	1		<p74f></p74f>	0	1		
0	Input Port	Output Po	rt 0	Input P			0	Input Port	Output Port		
	WAIT Input	Reserved		NDR/B In	nput R/W C	Output		Reserved	EA25Output		
		Reserved	1					1	Ī		
1			1				1				

Note1: Read-modify-write is prohibited for P7CR, P7FC.

Note2: When  $\overline{\text{NDRE}}$  and  $\overline{\text{NDWE}}$  are used, set registers by following order to avoid outputting negative glitch.

Order	Registser	bit2	bit1
(1)	P7	0	0
(2)	P7FC	1	1
(3)	P7CR	1	1

Note3: Note2: It is set to "Port" or "Data bus" by AM pins state.

Figure 3.7.11 Register for Port7

## 3.7.6 Port 8 (P80 to P87)

Port 80 to 87 are 8-bit output ports. Resetting sets output latch of P82 to "0" and output latches of P80 to P81, P83 to P87 to "1". But if it is started at boot mode (AM [1:0]= "11"), output latch of P82 is set to "1".

Port 8 also function as interface-pin for external memory.

Writing "1" in the corresponding bit of P8FC, P8FC2 enables the respective functions.

Resetting resets P8FC to "0" and P8FC2 to "0", sets all bits to output ports.




Figure 3.7.12 Port 8

#### Port 8 register

P8 (0020H)

	7	6	5	4	3	2	1	0			
bit Symbol	P87	P86	P85	P84	P83	P82	P81	P80			
Read/Write		R/W									
After reset	1	1	1	1	1	0 (Note3)	1	1			

#### Port 8 Function register

P8FC (0023H)

	7	6	5	4	3	2	1	0
bit Symbol	P87F	P86F	P85F	P84F	P83F	P82F	P81F	P80F
Read/Write	W							
After reset	0	0	0	0	0	0	0	0
- Cupation	0: Port	0: Port	0: Port	0: Port	Refer to following table		0: Port	0: Port
Function	1: <p87f2></p87f2>	1: <p86f2></p86f2>	1: CSZC	1: CSZB			1: CS1	1: CS0

Port 8 Function registers 2

P8FC2 (0021H)


		7	6	5	4	3	2	1	0
	bit Symbol	P87F2	P86F2			P83F2	P82F2	P81F2	
)	Read/Write	V	V				W		
	After reset	0	0			0	0	0	
	Function	0: CSXB 1: ND1CE	0: CSZD 1: ND0CE			Refer to foll	lowing table	0: <p81f> 1: SDCS</p81f>	

Port 8 Drive register


P8DR (0088H)

	7	6	5	4	3	2	1	0		
bit Symbol	P87D	P86D	P85D	P84D	P83D	P82D	P81D	P80D		
Read/Write		R/W								
After reset	1	1	1	1	1	1	1	1		
Function		Input/Output buffer drive register for standby mode								

P86 setting



P83 setting



P82 setting

<p82f></p82f>	0	1
0	Output port	CS2 Output
1	CSZA Output	SDCS Output

P87 setting

<p87f></p87f>	0	1
0	Output port	CSXB Output
1	Don't setting	ND1CE Output

Note1: Read-modify-write is prohibited for P8FC and P8FC2.

Output

Note2: Don't write "1" to P8<P82>- register before setting P82-pin to /CS2 or /CSZA because of P82-pin output "0" as /CE for program memory by reset.

Note3: If it is started at boot mode (AM [1:0]= "11"), output latch of P82 is set to "1".

Note4: When  $\overline{\text{ND0CE}}$  and  $\overline{\text{ND1CE}}$  are used, set registers by following order.

Order	Registse	r bit2	bit1
(1)	P8	1	1
(2)	P8FC2	1	1
(3)	P8FC	1	1

Figure 3.7.13 Register for Port 8

#### 3.7.7 Port 9 (P90 to P92, P96, P97)

P90 to P92 are 3-bit general-purpose I/O port. I/O can be set on bit basis using the control register. Resetting sets P90 to P92 to input port and all bits of output latch to "1".

P96 to P97 are 2-bit general-purpose input port.

Writing "1" in the corresponding bit of P9FC enables the respective functions.

Resetting resets the P9FC to "0", and sets all bits to input ports.

## (1) Port 90 (TXD0), Port 91 (RXD0), Port 92 (SCLK0, CTS0)

Port 90 to 92 are general-purpose I/O port. They are also used either SIO0. Each pin is below.

	SIO mode	UART, IrDA mode
	(SIO0 module)	(SIO0 module)
P90	TXD0	TXD0
	(Data output)	(Data output)
P91	RXD0	RXD0
	(Data input)	(Data input)
P92	SCLK0	CTS0
	(Clock input or	(Clear to send)
	output)	




Figure 3.7.14 P90




Figure 3.7.15 P91, 92




Figure 3.7.16 Port 96,97

				Poi	rt 9 register				
		7	6	5	4	3	2	1	0
P9	bit Symbol	P97	P96				P92	P91	P90
	Read/Write	R	}					R/W	•
	After reset	Data from po						m external po register is set	
_				Port 9	control regis	ter			· · · · · ·
		7	6	5	4	3	2	1	0
P9CR	bit Symbol						P92C	P91C	P90C
(0026H)	Read/Write							W	
_	After reset						0	0	0
L	Function						Ref	er to following	able
_				Port 9 f	unction regi	ster			
		7	6	5	4	3	2	1	0
P9FC	bit Symbol		P96F				P92F		P90F
(0027H)	Read/Write		W				W		W
( /	After reset		0				0		0
			0: Input				Refer to		Refer to
	Function		port				following		following
L			1: INT4				table		table
_				Port 9 Fu	nction regis	ters 2			
		7	6	5	4	3	2	1	0
P9FC2	bit Symbol	-					_		P90F2
(	Read/Write	W					W		W
Į.	After reset	0					0		0
	_	Always					Always		0:CMOS
	Function	write "0"					write "0"		1:
L									open-drain
F					drive regist			T	
		7	6	5	4	3	2	1	0
	bit Symbol	P97D	P96D				P92D	P91D	P90D
` /	Read/Write		W					R/W	
-	After reset	1	1				1	1	1
L	Function			Input/Output	buffer drive	register f	or standby mode	9	
P92	setting			P91 setting			P90 setting		
P92C>	Ţ			<f< td=""><td>P91C&gt;</td><td></td><td><p90c></p90c></td><td></td><td></td></f<>	P91C>		<p90c></p90c>		
	0	1		1				0	1
<p92f></p92f>				0	1		<p90f></p90f>		
Ī	Input port	, Input	nort	Input port	Output p	ort	0	Input port	Output port
0	CTS0 Inpu	t CTS0		RXD0 Input	Output	oort		Don't	TXD0

Note 1: Read-modify-write is prohibited for P9CR, P9FC and P9FC2.

Note 2: When setting P96 pin to INT4 input, set P9DR<P96D> to "0" (prohibit input), and when driving P96 pin to "0", execute HALT instruction. This setting generates INT4 inside. If don't using external interrupt in HALT condition, set like an interrupt don't generated. (e.g. change port setting)

Figure 3.7.17 Register for Port 9

## 3.7.8 Port A (PA0 to PA7)

Port A0 to A7 are 8-bit general-purpose input ports with pull-up resistor. In addition to functioning as general-purpose I/O ports, port A0 to A7 can also Key-on wake-up function as Keyboard interface. The various functions can each be enabled by writing a "1" to the corresponding bit of the Port A Function Register (PAFC).

Resetting resets all bits of the register PAFC to "0" and sets all pins to be input port.




Figure 3.7.18 Port A

When PAFC = "1", if either of input of KI0-KI7 pins falls down, INTKEY interrupt is generated. INTKEY interrupt can release all HALT mode.

Port A register 6 5 4 2 0 7 3 1 PA5 PΑ PA7 PA6 PA4 PA3 PA2 PA1 PA0 bit Symbol (0028H)Read/Write After reset Data from external port Port A Function register 5 2 0 6 PA7F PA4F PA2F PA1F PA0F bit Symbol PA6F PA5F PA3F **PAFC** Read/Write W (002BH) 0 0 0 0 0 0 0 0 After reset Function 0: KEY IN disable 1: KEY IN enable Port A Drive register 5 2 6 3 0 PADR bit Symbol PA7D PA6D PA5D PA4D PA3D PA2D PA1D PA0D Read/Write (HA800) R/W After reset

Note 1: Read-modify-write is prohibited for PAFC.

Figure 3.7.19 Register for Port A

Input/Output buffer drive register for standby mode

## 3.7.9 Port C (PC0 to PC7)

PC0 to PC7 are 8-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets Port C to an input port. It also sets all bits of the output latch register to "1".

In addition to functioning as a general-purpose I/O port, Port C can also function as input pin for timers (TA0IN, TA2IN), input pin for external interruption (INT0 to INT3), Extension address function (EA26, EA27, EA28) and output pin for Key (KO8). Above setting is used the function register PCFC. Edge select of external interruption establishes it with IIMC register, which there is in interruption controller.

#### (1) PC0 (INT0), PC2 (INT2)




Figure 3.7.20 Port C0, C2

TOSHIBA

# (2) PC1 (INT1, TA0IN), PC3 (INT3, TA2IN) Reset Direction control PCCR write Internal data bus Function control **PCF**Cwrite PC1 (INT1,TA0IN) PC3 (INT3, TA2IN) Output latch PCwrite В Selector PC read Level/edge selection INT1 and INT3 Rising/Falling selection IIMC<I1LE, I1EDGE> <I3LE, I3EDGE> **TAOIN** TA2IN

Figure 3.7.21 Port C1,C3

## (3) PC4 (EA26), PC5 (EA27), PC6 (EA28)




Figure 3.7.22 Port C4, C5, C6

#### (4) PC7 (KO8)




Figure 3.7.23 Port C7

				Port	C register				
		7	6	5	4	3	2	1	0
PC	bit Symbol	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
(0030H)	Read/Write				R/				
	After reset		Data	a from external	port (Outp	out latch i	egister is set	to "1")	
				Port C c	ontrol regis	ster			
		7	6	5	4	3	2	1	0
PCCR	bit Symbol	PC7C	PC6C	PC5C	PC4C	PC3C	PC2C	PC1C	PC0C
(0032H)	Read/Write	<u> </u>			-	V	ı		
	After reset	0	0	0	0	0	0	0	0
	Function				0: Input	1: Output			
				Port C fu	nction regi	ister			
		7	6	5	4	3	2	1	0
PCFC	bit Symbol	PC7F	PC6F	PC5F	PC4F	PC3F	PC2F	PC1F	PC0F
(0033H)	Read/Write				V	V		_	
	After reset	0	0	0	0	0	0	0	0
	Function			R	efer to foll	owing tal	ole		
				Port C d	rive regist	er			
		7	6	5	4	3	2	1	0
PCDR	bit Symbol	PC7D	PC6D	PC5D	PC4D	PC3D	PC2D	PC1D	PC0D
(008CH)						W			
	After reset	1	1	1	1	1	1 1	1	1
	Function			Input/Outpu	t buffer dri	ve registe	er for standby	mode	
PC	22 setting			PC1 setting			P	C0 setting	
∠PC2C>			∠PC1C>				<pc0c></pc0c>		
<pc2f></pc2f>	0	1	<pc1f></pc1f>	0	1		<pc0f></pc0f>	0	1
0	Input port	Output port	0	Input port	Output	port	0	Input port	Output port
1	INT2	Don't setting	1	INT1	TAOIN		1	INT0	Don't setting
	C5 setting		N 5040	PC4 setting			Р	C3 setting	
PC5C>	0	4	≪PC4C		1		✓PC3C>		
<pc5f></pc5f>	0	1	<pc4f></pc4f>	0	1		<pc3f></pc3f>	0	1
0	Input port	Output port	0	Input port	Outpu	t port	0	Input port	Output port
1	EA27output	Reserved	1	EA26 outpu	t Rese	rved	1	INT3	TA2IN input
			✓PC7C>	PC7 setting	1		P <pc6c></pc6c>	C6 setting	
				0	1			0	1
			<pc7f≫< td=""><td>Innuit nort</td><td>Output</td><td>port</td><td><pc6f></pc6f></td><td>Input port</td><td>Output sort</td></pc7f≫<>	Innuit nort	Output	port	<pc6f></pc6f>	Input port	Output sort
				Input port Don't	KO8outp		0	Input port EA28output	Output port Reserved
			1	setting	(Open-dr		1	_,ooutput	110001100

Note 1: Read-Modify-Write is prohibited for the registers PCCR, PCFC.

Note 2: When setting PC3-PC0 pins to INT3-INT0 input, set PCDR<PC3D: PC0D> to "0000" (prohibit input), and when driving PC3-PC0 pins to "0", execute HALT instruction. This setting generates INT3-INT0 inside. If don't use external interrupt in HALT condition, set like an interrupt don't generated. (e.g. change port setting)

Figure 3.7.24 Register for Port C

#### 3.7.10 Port F (PF0 to PF5, PF7)


Port F0 to F5 are 6-bit general-purpose I/O ports. Resetting sets PF0 to PF5 to be input ports. It also sets all bits of the output latch register to "1". In addition to functioning as general-purpose I/O port pins, PF0 to PF5 can also function as the output for I²S0, I²S1. A pin can be enabled for I/O by writing a "1" to the corresponding bit of the Port F Function Register (PFFC).


Port F7 is 1-bit general-purpose output port. In addition to functioning as general-purpose output port, PF7 can also function as the SDCLK output. Resetting sets PF7 to be a SDCLK output port.

(1) Port F0 (I2S0CKO), Port F1 (I2S0DO), Port F2 (I2S0WS), Port F3 (I2S1CKO), Port F4 (I2S1DO), Port F5 (I2S1WS), Port F0 to F5 are general-purpose I/O port. They are also used either I2S. Each pin is below.

	I2Smode
	(I2S0Module)
PF0	I2S0CKO
	(Clock output)
PF1	I2S0DO
	(Data output)
PF2	I2S0WS
	(Word-select
	output)

I2Smode	
PF4 I2S1CKO (Clock output)  PF5 I2S1DO (Data output)	
(Clock output)  PF5	
PF5 I2S1DO (Data output)	PF4
(Data output)	
, , ,	PF5
DE0 1291W9	
PF6 1231W3	PF6
(Word-select	
output)	





# (2) Port F7 (SDCLK),

Port F7 is general-purpose output port. In addition to functioning as general-purpose output port, PF7 can also function as the SDCLK output.





Figure 3.7.27 Port F7



Note 1: Read-Modify-Write is prohibited for the registers PFCR, PFFC and PFFC2.


Figure 3.7.28 Register for Port F

# 3.7.11 Port G (PG0 to PG5)

PG0 to PG5 are 6-bit input port and can also be used as the analog input pins for the internal AD converter. PG3 can also be used as ADTRG pin for the AD converter.

PG2, PG3 can also be used as MX, MY pin for Touch screen interface.

(PG) register is prohibited to access by byte. All the instruction (Arithmetic/Logical/Bit operation and rotate/shift instruction) access by byte are prohibited. Word access is always needed.



**TOSHIBA** 

#### Port G register

PG (0040H)

	7	6	5	4	3	2	1	0			
Bit Symbol			PG5	PG4	PG3	PG2	PG1	PG0			
Read/Write			R								
After reset				Data from external port							

Note: Selection of the input channel of AD converter and ADTRG input mode register is enabled by setting AD converter.

Port G Function register
--------------------------

PGFC (0043H)

	7	6	5	4	3	2	1	0
Bit Symbol					PG3F			
Read/Write					W			
After reset					0			
Function					0: Input port			
					or AN3			
					1: ADTRG			

#### Port G driver register

PGDR (0090H)

		7	6	5	4	3	2	1	0
	Bit Symbol					PG3D	PG2D		
l)	Read/Write					R/	W		
	After reset					1	1		
	Function					Input/Out			
						drive reg			
						standb	y mode		

Figure 3.7.30 Register for Port G

Note 1: Read-Modify-Write is prohibited for the registers PGFC.

Note 2: (PG) register is prohibited to access by byte. All the instruction (Arithmetic/ Logical/ Bit operation and rotate/ shift instruction) access by byte are prohibited. Word access is always needed.

Example: LD wa, (PG) : Using only "a" register data, and cancel "w" register data.

Note 3: Don't use PG register at the state that mingles Analog input and Digital input.

### 3.7.12 Port J (PJ0 to PJ7)

PJ0 to PJ4 and PJ7 are 6-bit output port. Resetting sets the output latch PJ to "1", and they output "1". PJ5 to PJ6 are 2-bit input/output port. In addition to functioning as port, Port J also functions as output pins for SDRAM ( $\overline{\text{SDRAS}}$ ,  $\overline{\text{SDCAS}}$ ,  $\overline{\text{SDWE}}$ , SDLLDQM, SDLUDQM, and SDCKE), SRAM ( $\overline{\text{SRWR}}$ ,  $\overline{\text{SRLLB}}$  and  $\overline{\text{SRLUB}}$ ) and NAND-Flash(NDALE and NDCLE). Above setting is used the function register PJFC.

But Output signal either SDRAM or SRAM for PJ0 to PJ2 are selected automatically according to the setting of memory controller.





Figure 3.7.31 Port J0 to J4 and J7



				Po	ort J register						
		7	6	5	4	3	2	1	0		
PJ	bit Symbol	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0		
(004CH)	Read/Write			•	R/	W					
	After reset	1	(Output late	external port th register is to "1")	1	1	1	1	1		
	Port J control register										
		7	6	5	4	3	2	1	0		
PJCR	bit Symbol		PJ6C	PJ5C							
(004EH)	Read/Write		\	W							
	After reset		0	0							
	Function		0: Input,	1: Output							
Port J function register											
		7	6	5	4	3	2	1	0		
PJFC	bit Symbol	PJ7F	PJ6F	PJ5F	PJ4F	PJ3F	PJ2F	PJ1F	PJ0F		
(004FH)	Read/Write				V	V					
	After reset	0	0	0	0	0	0	0	0		
		0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port		
	Function	1: SDCKE	1: NDCLE	1: NDALE	1:	1:	1: SDWE,	1: SDCAS,	1: SDRAS,		
					SDLUDQM	SDLLDQM	SRWR	SRLUB	SRLLB		
				Port	J drive regist	ter					
		7	6	5	4	3	2	1	0		
PJDR	bit Symbol	PJ7D	PJ6D	PJ5D	PJ4D	PJ3D	PJ2D	PJ1D	PJ0D		
(0093H)	Read/Write				R/	W		•			
	After reset	1	1	1	1	1	1	1	1		
	Function			Input/Output	buffer drive	register for s	tandby mode				

Note 1: Read-Modify-Write is prohibited for the registers PJCR and PJFC.

Figure 3.7.33 Register for Port J

# 3.7.13 Port K (PK0 to PK7)

PK0 to PK7 are 8-bit output ports. Resetting sets the output latch PK to "0", and PK0 to PK7 pins output "0". In addition to functioning as output port function, Port K also function as output pins for LCD controller (LCP0, LHSYNC, LLOAD, LFR, LVSYNC, and LGOE0 to LGOE2).

Above setting is used the function register PKFC.




Figure 3.7.34 Port K0 to K7

### Port K register

PK (0050H)

	7	6	5	4	3	2	1	0		
bit Symbol	PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0		
Read/Write	R/W									
After reset	0	0	0	0	0	0	0	0		

# Port K function register

PKFC (0053H)

	7	6	5	4	3	2	1	0		
bit Symbol	PK7F	PK6F	PK5F	PK4F	PK3F	PK2F	PK1F	PK0F		
Read/Write		W								
After reset	0	0	0	0	0	0	0	0		
Function	0:Port	0:Port	0:Port	0:Port	0: Port	0: Port	0: Port	0: Port		
Function	1:LGOE2	1:LGOE1	1:LGOE0	1: LHSYNC	1: LVSYNC	1: LFR	1: LLOAD	1: LCP0		

# Port K drive register

PKDR (0094H)

		7	6	5	4	3	2	1	0		
	bit Symbol	PK7D	PK6D	PK5D	PK4D	PK3D	PK2D	PK1D	PK0D		
)	Read/Write		R/W								
	After reset	1	1	1	1	1	1	1	1		
	Function		Input/Output buffer drive register for standby mode								

Note 1: Read-Modify-Write is prohibited for the registers PKFC.

Figure 3.7.35 Register for Port K

# 3.7.14 Port L (PL0 to PL7)

PL0 to PL7 are 8-bit output ports. Resetting sets the output latch PL to "0", and PL0 to PL7 pins output "0". In addition to functioning as a general-purpose output port, Port L can also function as a data bus for LCD controller (LD0 to LD7). Above setting is used the function register PLFC.




Figure 3.7.36 Port L0 to L7

#### Port L register

PL (0054H)

	7	6	5	4	3	2	1	0		
bit Symbol	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0		
Read/Write	R/W									
After reset	0	0	0	0	0	0	0	0		

# Port L function register

PLFC (0057H)

	7	6	5	4	3	2	1	0		
bit Symbol	PL7F	PL6F	PL5F	PL4F	PL3F	PL2F	PL1F	PL0F		
Read/Write		W								
After reset	0	0	0	0	0	0	0	0		
Function		0: Port 1: Data bus for LCDC (LD7 toLD0)								

#### Port L drive register

PLDR (0095H)

	7	6	5	4	3	2	1	0			
bit Symbol	PL7D	PL6D	PL5D	PL4D	PL3D	PL2D	PL1D	PL0D			
Read/Write		R/W									
After reset	1	1	1	1	1	1	1	1			
Function		Input/Output buffer drive register for standby mode									

Note 1: Read-Modify-Write is prohibited for the registers PLFC.

Figure 3.7.37 Register for Port L

### 3.7.15 Port M (PM1, PM2, PM7)

PM1, PM2 and PM7 are 3-bit output ports. Resetting sets the output latch PM to "1", and PM1, PM2 and PM7 pins output "1". In addition to functioning as output ports, Port M also function as output pin for timers (TA1OUT), output pins for RTC alarm ( $\overline{ALARM}$ ), output pin for melody/alarm generator (MLDALM,  $\overline{MLDALM}$ ) and Power control pin (PWE). Above setting is used the function register PMFC.

PM1 has two output function which MLDALM and TA1OUT, and PM2 has two output function which  $\overline{ALARM}$  and  $\overline{MLDALM}$ . This selection is used PM<PM1>, PM<PM2>.




Figure 3.7.38 Port M1




Figure 3.7.39 Port M2





Figure 3.7.40 Port M7



Note 1: Read-Modify-Write is prohibited for the registers PMFC.

Figure 3.7.41 Register for Port M

# 3.7.16 Port N (PN0 to PN7)

PN0 to PN7 are 8-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets Port N to an input port. In addition to functioning as a general-purpose I/O port, Port N can also function as interface pin for key-board (KO0 to KO7). This function can set to open-drain type output buffer.




Figure 3.7.42 Port N

#### Port N register

PN	
(005CH)	

	7	6	5	4	3	2	1	0		
bit Symbol	PN7	PN6	PN5	PN4	PN3	PN2	PN1	PN0		
Read/Write		R/W								
After reset		Data from external port (Output latch register is set to "1")								

# Port N control register

PNCR (005EH)

	7	6	5	4	3	2	1	0		
bit Symbol	PN7C	PN6C	PN5C	PN4C	PN3C	PN2C	PN1C	PN0C		
Read/Write		W								
After reset	0	0	0	0	0	0	0	0		
Function				0: Input	1: Output					

#### Port N function register

PNFC (005FH)

	7	6	5	4	3	2	1	0			
bit Symbol	PN7F	PN6F	PN5F	PN4F	PN3F	PN2F	PN1F	PN0F			
Read/Write		W									
After reset	0	0	0	0	0	0	0	0			
Function	0: CMOS output 1: Open-drain output										

# Port N drive register

PNDR (0097H)

		7	6	5	4	3	2	1	0		
	bit Symbol	PN7D	PN6D	PN5D	PN4D	PN3D	PN2D	PN1D	PN0D		
1	Read/Write		R/W								
	After reset	1	1	1	1	1	1	1	1		
	Function		Input/Output buffer drive register for standby mode								

Note 1: Read-Modify-Write is prohibited for the registers PNCR and PNFC.

Figure 3.7.43 Register for Port N

### 3.7.17 Port P (PP1 to PP7)


Port P1 to P5 are 6-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets port P1 to P5 to input port and output latch to "0". In addition to functioning as general-purpose I/O port pins, P0 to P5 can also function as output pin for timers (TA3OUT, TA5OUT, TA7OUT), input pin for timers (TB0IN0, TB1IN0), input pin for external interruption (INT5 to INT7).

Port P6 and P7 are 2-bit output port. Resetting sets output latch to "0". In addition to functioning as output port, PP6 and PP7 can also function as output pin for timers (TB0OUT0, TB1OUT1).

Above setting is used the control register PPCR and function register PPFC.

Edge select of external interruption establishes it with IIMC register, which there is in interruption controller.

In port setting, if 16 bit timer input is selected and capture control is executed, INT6 and INT7 don't depend on IIMC1 register setting. INT6 and INT7 operate by setting TBnMOD<TBnCPM1:0>.



TOSHIBA




Figure 3.7.45 Port P3




Figure 3.7.46 Port P4,P5




Figure 3.7.47 Port P6, P7

				Po	ort P register				
		7	6	5	4	3	2	1	0
PP	bit Symbol	PP7	PP6	PP5	PP4	PP3	PP2	PP1	
(0060H)	Read/Write				R/W				
	After reset	0	0			from extern			
					(Output latch	register is	cleared to	"0")	
				Port P	control regis	ter			
		7	6	5	4	3	2	1	0
PPCR	bit Symbol			PP5C	PP4C	PP3C	PP2C	PP1C	
(0062H)	Read/Write				1	W			
	After reset			0	0	0	0	0	
	Function				0:	Input 1: Ou	ıtput		
				Port P	function regis	ster			
		7	6	5	4	3	2	1	0
PPFC	bit Symbol	PP7F	PP6F	PP5F	PP4F	PP3F	PP2F	PP1F	
(0063H)	Read/Write				W				
(000311)	After reset	0	0	0	0	0	0	0	
	Function	0:Port 1:TB1OUT0	0:Port 1:TB0OUT0	Refer to follo			g table		
			2000.0	Port	P drive regis	ter			l
		7	6	5	4	3	2	1	0
PPDR	bit Symbol	PP7D	PP6D	PP5D	PP4D	PP3D	PP2D	PP10	
(0098H)	Read/Write			<u> </u>	R/W			I	
	After reset	1	1	1	1	1	1	1	
	Function		Input/	Output buffer	drive registe	er for standl	by mode		
PP:	3 setting		PP2	setting			PP1 setti	ng	
<pp3< td=""><td></td><td></td><td><b>₹</b>PF</td><td>2C&gt;</td><td></td><td></td><td>PRJC&gt;</td><td></td><td></td></pp3<>			<b>₹</b> PF	2C>			PRJC>		
<pp3f≥< td=""><td>0</td><td>1</td><td><pp2< td=""><td>0</td><td></td><td>1</td><td><pp1fx< td=""><td>0</td><td>1</td></pp1fx<></td></pp2<></td></pp3f≥<>	0	1	<pp2< td=""><td>0</td><td></td><td>1</td><td><pp1fx< td=""><td>0</td><td>1</td></pp1fx<></td></pp2<>	0		1	<pp1fx< td=""><td>0</td><td>1</td></pp1fx<>	0	1
0	Input port	Output po	ort	0 Input	port Outp	ut port	0	Input port	Output port
1	INT5 input	TA7OUT ou	tput	1 Don't se	etting TA5OU	T output	1	Don't setting	TA3OUT output
			PP5 s	etting		I	PP4 setting	g	
			<pf <pp5f< td=""><td>P5C&gt; 0</td><td>1</td><td></td><td><pp4c></pp4c></td><td>0</td><td>1</td></pp5f<></pf 	P5C> 0	1		<pp4c></pp4c>	0	1
			0			_	0	Input port	Output port
			1	INT7 in	put TB1IN0	input	1	INT6 input	TB0IN0 input

Note1: Read-Modify-Write is prohibited for the registers PPCR, PPFC.

Note2: When setting PP5, PP4, PP3 pins to INT7,INT6,INT5 input, set PPDR<PP5D:3D> to "0000" (prohibit input), and when driving PP5,PP4,PP3 pins to "0", execute HALT instruction. This setting generates INT7, INT6, and INT5 inside. If don't using external interrupt in HALT condition, set like an interrupt don't generated.

Figure 3.7.48 Register for Port P

# 3.7.18 Port R (R0 to R3)

Port R0 to R3 are 4-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets port R0 to R3 to input port and output latch to "0". In addition to functioning as general-purpose I/O port pins, PR0 to PR3 can also function as SPI controller pin (SPCLK,  $\overline{SPCS}$ , SPDO and SPDI).

Above setting is used the control register PRCR and function register PRFC.




Figure 3.7.49 Port R0





Figure 3.7.50 Port R1 to R3



Note: Read-Modify-Write is prohibited for the registers PRCR, PRFC.

Figure 3.7.51 Register for Port R

# 3.7.19 Port T (PT0 to PT7)

Port T0 to T7 are 8-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets port T0 to T7 to input port and output latch to "0". In addition to functioning as general-purpose I/O port pins, PT0 to PT7 can also function as data bus pin for LCD controller (LD8 to LD15).

Above setting is used the control register PTCR and function register PTFC.




Figure 3.7.52 Port T0 to T7

				Po	ort T register				
		7	6	5	4	3	2	1	0
PT	bit Symbol	PT7	PT6	PT5	PT4	PT3	PT2	PT1	PT0
(00A0H)	Read/Write				R/	W			
	After reset		Data	from externa	port (Outpu	t latch registe	er is cleared	to "0")	
				Port T	control regis	ter			
		7	6	5	4	3	2	1	0
PTCR	bit Symbol	7 PT7C	6 PT6C	5 PT5C	4 PT4C	3 PT3C	2 PT2C	1 PT1C	0 PT0C
PTCR (00A2H)	bit Symbol Read/Write	,	-	-	PT4C	-	_	1 PT1C	0 PT0C
		,	-	-	PT4C	PT3C	_	1 PT1C	0 PT0C 0
	Read/Write	PT7C	PT6C	PT5C	PT4C V	PT3C V	PT2C		
	Read/Write After reset	PT7C	PT6C	PT5C 0	PT4C V	PT3C V 0 1: Output	PT2C		

PTFC (00A3H)

	7	6	5	4	3	2	1	0		
bit Symbol	PT7F	PT6F	PT5F	PT4F	PT3F	PT2F	PT1F	PT0F		
Read/Write		W								
After reset	0	0	0	0	0	0	0	0		
Function	0: Port 1: Data bus for LCDC (LD15 to LD8)									

### Port T drive register

PTDR (009BH)

	/	7	6	5	4	3	2	1	0	
b	it Symbol	PT7D	PT6D	PT5D	PT4D	PT3D	PT2D	PT1D	PT0D	
R	Read/Write		RW							
Α	fter reset	1	1	1	1	1	1	1	1	
	Function	Input/Output buffer drive register for standby mode								

Note1: Read-Modify-Write is prohibited for the registers PTCR, PTFC.

Note2: When PT is used as LD15 to LD8, set applicable PTnC to"1".

Figure 3.7.53 Register for Port T

# 3.7.20 Port U (PU0 to PU7)

Port U0 to U7 are 8-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets port U0 to U7 to input port and output latch to "0". In addition to functioning as general-purpose I/O port pins, PU0 to PU7 can also function as data bus pin for LCD controller (LD16 to LD23) and SDCLK input function.

Above setting is used the control register PUCR and function register PUFC.

In addition to functioning as above function, PU7 can also function as communication for debug mode (EO\_TRGOUT). These functions are operated when it is started in debug mode. In this case, PU7 can not be used as LD23 function.




Figure 3.7.54 Port U0 to U4, U6, U7




Figure 3.7.55 Port U5

#### Port U register

PU (00A4H)

	7	6	5	4	3	2	1	0		
Bit Symbol	PU7	PU6	PU5	PU4	PU3	PU2	PU1	PU0		
Read/Write		R/W								
After reset	Data from external port (Output latch register is cleared to "0")									

### Port U control register

PUCR (00A6H)

	7	6	5	4	3	2	1	0			
Bit Symbol	PU7C	PU6C	PU5C	PU4C	PU3C	PU2C	PU1C	PU0C			
Read/Write		W									
After reset	0	0	0	0	0	0	0	0			
Function	0: Input 1: Output										

#### Port U function register

PUFC (00A7H)

	7	6	5	4	3	2	1	0
Bit Symbol	PU7F	PU6F	PU5F	PU4F	PU3F	PU2F	PU1F	PU0F
Read/Write				V	٧			
After reset	0	0	0	0	0	0	0	0
Function	0: Port 1: LD23	0: Port 1: LD22	0: Port 1:	0: Port 1: LD20	0: Port 1: LD19	0: Port 1: LD18	0: Port 1: LD17	0: Port 1: LD16
			LD21@ <pu5c>=1</pu5c>					1. LD10

Note: When PU is used as LD23 to LD16, set applicable PUnC to "1".

### Port U drive register

PUDR (009CH)

		7	6	5	4	3	2	1	0			
	Bit Symbol	PU7D	PU6D	PU5D	PU4D	PU3D	PU2D	PU1D	PU0D			
l)	Read/Write				R/	W						
	After reset	1	1	1	1	1	1	1	1			
	Function		Input/Output buffer drive register for standby mode									

Note1: Read-Modify-Write is prohibited for the registers PUCR, PUFC.

Note2: When use PU as LD23 to LD16, set PUnC to "1". When use PU5 as LD21, set PU5C to "1".


Figure 3.7.56 Register for Port U

### 3.7.21 Port V (PV0 to PV4, PV6, PV7)

Port V0 to V2, V6 and V7 are 5-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets port V0 to V2, V6 and V7 to input port and output latch to "0". In addition to functioning as general-purpose I/O port pins, PV can also function as input or output pin for SBI (SDA, SCL) and output for SIO(SCLK0) (Note).

Above setting is used the control register PVCR and function register PVFC.

Port V3 and V4 are 2-bit general-purpose output ports. Resetting clear port V3 and V4 to output latch to "0".



Note: SIO function support function that input clock from SCLK0, basically. However, if setting to PV0 pin, this function supports only the output function.

Figure 3.7.57 Port V0 to V2




Figure 3.7.58 Port V3, V4





Figure 3.7.59 Port V6, V7



Note: Read-Modify-Write is prohibited for the registers PVCR, PVFC and PVFC2.

Figure 3.7.60 Register for Port V

# 3.7.22 Port W (PW0 to PW7)

Port W0 to W7 are 8-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets port W0 to W7 to input port and output latch to "0".

Above setting is used the control register PWCR and function register PWFC.




Figure 3.7.61 Port W0 to W7

#### Port W register

PW (00ACH)

	7	6	5	4	3	2	1	0
bit Symbol	PW7	PW6	PW5	PW4	PW3	PW2	PW1	PW0
Read/Write	R/W							
After reset	Data from external port (Output latch register is cleared to "0")							

### Port W control register

PWCR (00AEH)

	7	6	5	4	3	2	1	0
bit Symbol	PW7C	PW6C	PW5C	PW4C	PW3C	PW2C	PW1C	PW0C
Read/Write	W							
After reset	0	0	0	0	0	0	0	0
Function	0: Input 1: Output							

#### Port W function register

PWFC (00AFH)

	7	6	5	4	3	2	1	0
bit Symbol	PW7F	PW6F	PW5F	PW4F	PW3F	PW2F	PW1F	PW0F
Read/Write		W						
After reset	0	0	0	0	0	0	0	0
Function	0: Port 1: Reserved							

### Port W drive register

PWDR (009EH)

		7	6	5	4	3	2	1	0	
	bit Symbol	PW7D	PW6D	PW5D	PW4D	PW3D	PW2D	PW1D	PW0D	
I)	Read/Write	R/W								
	After reset	1	1	1	1	1	1	1	1	
	Function	Input/Output buffer drive register for standby mode								

Note1: Read-Modify-Write is prohibited for the registers PWCR, PWFC.

Figure 3.7.62 Register for Port W

# 3.7.23 Port X (PX4, PX5 and PX7)

Port X5 and X7 are 2-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets port X5 and X7 to input port and output latch to "0". In addition to functioning as general-purpose I/O port pins, PX5 and PX7 can also function as USB clock input pin (X1USB).

Above setting is used the control register PXCR and function register PXFC.

Port X4 is 1-bit general-purpose output port. Resetting sets output latch to "0". In addition to functioning as general-purpose output port, PX4 can also function as system clock output pin (CLKOUT) and output pin (LDIV). This setting is used the PX register and function register PXFC.




Figure 3.7.63 Port X4





Figure 3.7.64 Port X5, X7



Note: Read-Modify-Write is prohibited for the registers PWCR, PWFC.

Figure 3.7.65 Register for Port X

# 3.7.24 Port Z (PZ0 to PZ7)

Port Z0 to Z7 are 8-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets port Z0 to Z7 to input port and output latch to "0".

In addition to functioning as general-purpose I/O port function, Port Z can also function as communication for debug mode (EI\_PODDATA, EI\_SYNCLK, EI\_PODREQ, EI\_REFCLK, EI\_TRGIN, EI\_COMRESET, EO\_MCUDATA and EO\_MCUREQ). These functions are operated when it is started in debug mode. (There is not Function register in this port. When  $\overline{DBGE}$  is set to "0", this port set to debug communication function.)




Figure 3.7.66 Port Z0 to Z5




Figure 3.7.67 Port Z6 to Z7

TOSHIBA TMP92CZ26A

Port Z register

PZ (0068H)

	7	6	5	4	3	2	1	0	
bit Symbol	PZ7	PZ7							
Read/Write		R/W							
After reset		Data from external port (Output latch register is cleared to "0")							

## Port Z control register

PZCR (006AH)

	7	6	5	4	3	2	1	0	
bit Symbol	PZ7C	PZ6C	PZ5C	PZ4C	PZ3C	PZ2C	PZ1C	PZ0C	
Read/Write		W							
After reset	0	0	0	0	0	0	0	0	
Function		0: Input 1: Output							

## Port Z drive register

PZDR (009AH)

	7	6	5	4	3	2	1	0	
bit Symbol	PZ7D	PZ6D	PZ5D	PZ4D	PZ3D	PZ2D	PZ1D	PZ0D	
Read/Write		R/W							
After reset	1	1	1	1	1	1	1	1	
Function		Input/Output buffer drive register for standby mode							

Note: Read-Modify-Write is prohibited for the registers PZCR.

Figure 3.7.68 Register for Port Z

TOSHIBA TMP92CZ26A

## 3.8 Memory Controller (MEMC)

#### 3.8.1 Functions

TMP92CZ26A has a memory controller with a variable 4-block address area that controls as follows.

(1) 4-block address area support

Specifies a start address and a block size for 4-block address area (block0 to 3).

\* SRAM or ROM : All CS-blocks (CS0 to CS3) are supported. \* SDRAM : Either CS1 or CS2-blocks is supported.

\* Page-ROM : Only CS2-blocks is supported.

\* NAND-Flash : CS setting is not needed. If using NAND-Flash, set

BROMCR<CSDIS> to "1" as external area for avoiding

conflicting with other CS memory.

(2) Connecting memory specifications

Specifies SRAM, ROM, SDRAM as memories to connect with the selected address areas.

(3) Data bus width selection

Whether 8-bit or 16bit is selected as the data bus width of the respective block address areas.

(4) Wait control

Wait specification bit in the control register and WAIT input pin control the number of waits in the external bus cycle. The number of waits of read cycle and write cycle can be specified individually. The number of waits is controlled in 15 mode mentioned below.

0 to 10 wait, 12wait,
16 wait, 20 wait
4+N wait (controls with WAIT pin)

# 3.8.2 Control register and Operation after reset release

This section describes the registers to control the memory controller, the state after reset release and necessary settings.

## (1) Control Register

The control registers of the memory controller are as follows and Table 3.8.1 to Table 3.8.2.

- Control register: BnCSH/BnCSL(n=0 to 3, EX)
   Sets the basic functions of the memory controller that is the connecting memory type, the number of waits to be read and written.
- Memory start address register: MSARn(n=0 to 3)
   Sets a start address in the selected address areas.
- Memory address mask register: MAMR (n=0 to 3)
   Sets a block size in the selected address areas.
- Page ROM control register: PMEMCR Sets to control Page-ROM.
- Adjust the timing of control signal register: CSTMGCR, WRTMGCR, RDTMGCRn Adjust the timing of rising/falling edge of control signals.
- Internal-Boot ROM control register: BROMCR Sets to access Boot-ROM.

Table 3.8.1 Control register

		7	6	5	4	3	2	1	0	
B0CSL		_		_		_				
(0140H)	Bit symbol	B0WW3	B0WW2	B0WW1	B0WW0	B0WR3	B0WR2	B0WR1	B0WR0	
	Read/Write	_	_			W I -	_	1 .	_	
B0CSH	After Reset	0		1	0	0	0	1	0	
(0141H)	Bit Symbol	B0E			B0REC	B0OM1	B0OM0	B0BUS1	B0BUS0	
	Read/Write	R/W					R/W	1		
MANADO	After Reset	0			0	0 0 0 0				
MAMR0 (0142H)	Bit Symbol	M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14-V9	M0V8	
	Read/Write					W I				
MSAR0	After Reset	1	1	1	1	1	1	1	1	
(0143H)	Bit Symbol	M0S23	M0S22	M0S21	M0S20	M0S19	M0S18	M0S17	M0S16	
	Read/Write					W L				
B1CSL	After Reset	1	1	1	1	1	1	1	1	
(0144H)	Bit symbol	B1WW3	B1WW2	B1WW1	B1WW0	B1WR3	B1WR2	B1WR1	B1WR0	
	Read/Write					W				
B1CSH	After Reset	0	0	1	0	0	0	1	0	
(0145H)	Bit Symbol	B1E	//	//	B1REC	B1OM1	B1OM0	B1BUS1	B1BUS0	
	Read/Write	R/W	//		0		R/W			
MAMR1	After Reset	0	141) (00		0	0	0	0	0	
(0146H)	Bit Symbol	M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	M1V15-V9	M1V8	
	Read/Write	4	4	1		W	4	4	1	
MSAR1	After Reset	1	1	1	1	1	1	1	1	
(0147H)	Bit Symbol	M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16	
	Read/Write	1	R/W			1	4	1	1	
B2CSL	After Reset	B2WW3	1 B2WW2	1 B2WW1	1 B2WW0	B2WR3	1 B2WR2	B2WR1	B2WR0	
(0148H)	Bit symbol Read/Write	DZVVVV3	DZVVVVZ	DZVVVV I		<u> Б2WR3</u> W	DZWKZ	DZWKI	DZVVKU	
	After Reset	0	0	1	0	0	0	1	0	
B2CSH	Bit Symbol	B2E	B2M		B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0	
(0149H)	Read/Write	R/		/	DZINLO	DZOWIT	R/W	DZDOOT	DZDOOO	
	After Reset	1	0		0	0	0	0	0	
MAMR2	Bit Symbol	M2V22	M2V21	M2V20	M2V19	M2V18	M2V17	M2V16	M2V15	
(014AH)	Read/Write	IVIZVZZ	IVIZVZI	WIZVZO		W	1012 0 17	WIZVIO	IVIZVIO	
	After Reset	1	1	1	1	1	1	1	1	
MSAR2	Bit Symbol	M2S23	M2S22	M2S21	M2S20	M2S19	M2S18	M2S17	M2S16	
(014BH)	Read/Write			_		W				
	After Reset	1	1	1	1	1	1	1	1	
B3CSL	Bit symbol	B3WW3	B3WW2	B3WW1	B3WW0	B3WR3	B3WR2	B3WR1	B3WR0	
(014CH)	Read/Write					w				
	After Reset	0	0	1	0	0	0	1	0	
B3CSH	Bit Symbol	B3E			B3REC	B3OM1	ВЗОМ0	B3BUS1	B3BUS0	
(014DH)	Read/Write	R/W				•	R/W			
	After Reset	0			0	0	0	0	0	
	Bit Symbol	M3V22	M3V21	M3V20	M3V19	M3V18	M3V17	M3V16	M3V15	
MAMR3 (014EH)	Read/Write					W				
(0.1761)	After Reset	1	1	1	1	1	1	1	1	
	Bit Symbol	M3S23	M3S22	M3S21	M3S20	M3S19	M3S18	M3S17	M3S16	
MSAR3 (014FH)	Read/Write				R/	W				
(014111)	After Reset	1	1	1	1	1	1	1	1	

write "1"

			Tab	le 3.8.2 Co	ntrol regist	er			
		7	6	5	4	3	2	1	0
BEXCSL	Bit Symbol	BEXWW3	BEXWW2	BEXWW1	BEXWW0	BEXWR3	BEXWR2	BEXWR1	BEXWR0
(0159H)	Read/Write				R/	/W			
	After Reset	0	0	1	0	0	0	1	0
BEXCSH (0158H)	Bit Symbol				BEXREC	BEXOM1	BEXOM0	BEXBUS1	BEXBUS0
(0.00)	Read/Write						R/W		
	After Reset				0	0	0	0	0
PMEMCR (0166H)	Bit Symbol				OPGE	OPWR1	OPWR0	PR1	PR0
(0.00)	Read/Write				R/W	R/	W	R/	W
	After Reset				0	0	0	1	0
CSTMGCR (0168H)	Bit Symbol			TACSEL1	TACSEL0			TAC1	TAC0
(0.00)	Read/Write			R/	W			R/	W
	After Reset			0	0			0	0
WRTMGCR (0169H)	Bit Symbol			TCWSEL1	TCWSEL0	TCWS1	TCWS0	TCWH1	TCWH0
(= : = = : ,	Read/Write			R/	W	R/	W	R/	W
	After Reset			0	0	0	0	0	0
RDTMGCR0 (016AH)	Bit Symbol	B1TCRS1	B1TCRS0	B1TCRH1	B1TCRH0	B0TCRS1	B0TCRS0	B0TCRH1	B0TCRH0
,	Read/Write	R/	W	R/	W	R/	W	R/	W
	After Reset	0	0	0	0	0	0	0	0
RDTMGCR1 (016BH)	Bit Symbol	B3TCRS1	B3TCRS0	B3TCRH1	B3TCRH0	B2TCRS1	B2TCRS0	B2TCRH1	B2TCRH0
( ,	Read/Write	R/	W	R/	W	R/	W	R/	W
2201122	After Reset	0	0	0	0	0	0	0	0
BROMCR (016CH)	Bit Symbol						CSDIS	ROMLESS	VACE
` ,	Read/Write							R/W	<u>,                                      </u>
	After Reset						1	0/1	1/0
RAMCR	Bit Symbol								-
(016DH)	Read/Write								R/W
	After Reset								Always

## (2) Operation after releasing reset

The data bus width at starting is determined depending on state of AM1/AM0 pins after releasing reset. Then, the external memory access as follows;

AM1	AM0	Start Mode
0	0	Don't use this setting
0	1	Start with 16-bit data bus (note)
1	0	Don't use this setting
1	1	Start with BOOT(32-bit internal-MROM)

Note: A memory to be used to start after releasing reset is either NOR-Flash or Masked-ROM.NAND-Flash, SDRAM can't be used.

AM1/AM0 pins are valid only just after releasing reset. In other cases, the data bus width is the value set in the control register <BnBUS 1:0>.

After reset, only control register (B2CSH/B2CSL) of the block address area 2 is effective automatically. (B2CSH<B2E> is set to "1" by reset).

The data bus width which is specified by AM1/AM0 pin is loaded to the bit to specify the bus width of the control register in the block address area 2.

The block address area 2 is set to address 000000H to FFFFFFH by reset (B2CSH<B2M> is reset to "0") .

After releasing reset, the block address areas are specified by MSARn and MAMRn. Then, set BnCS.

Set BnCSH<BnE> to "1" in order to enable the setting.

## 3.8.3 Basic functions and register setting

In this section, setting of the block address area, the connecting memory and the number of waits out of the memory controller's functions are described.

## (1) Block address area specification

The block address areas of CS0 to CS3 are specified by MSAR0 to MSAR3 and MAMR0 to MAMR3.

## (a) Memory start address register

Figure 3.8.1 shows the memory start address registers. MSAR0 to MSAR3 set the start addresses for the CS0 to CS3 areas. Set the upper eight bits (A23 to A16) of the start address in <S23:16>. The lower 16 bits of the start address (A15 to A0) are permanently set to 0. Accordingly, the start address can only be set in 64-Kbyte increments, starting from 000000H. Figure 3.8.2 shows the relationship between the start address and the start address register value.

MSAR0 / MSAR1 (0143H) / (0147H) MSAR2 / MSAR3

(014BH) / (014FH)

<u>Me</u>	mory Star	rt Address	Registers	(for areas	CS0 to C	S3)				
	7	6	5	4	3	2	1	0		
Bit symbol	S23	S22	S21	S20	S19	S18	S17	S16		
Read/Write		R/W								
After reset	1	1	1	1	1	1	1	1		
Function		Determines A23 to A16 of start address								

Sets start addresses for areas CS0 to CS3

Figure 3.8.1 Memory Start Address Register

Figure 3.8.2 Relationship between Start Address and Start Address Register Value

TOSHIBA TMP92CZ26A

## (b) Memory address mask registers

Figure 3.8.3 shows the memory address mask registers. MAMR0 to MAMR3 are used to set the size of the CS0 to CS3 areas by specifying a mask for each bit of the start address set in MAMR0 to MAMR3. The compare operation used to determine if an address is in the CS0 to CS3 areas is only performed for bus address bits corresponding to bits set to 0 in these registers.

Also, the address bits that can be masked by MAMR0 to MAMR3 differ between CS0 to CS3 areas.

Block address area CS0 : A20 to A8 Block address area CS1 : A21 to A8

Block address area CS2 to CS3: A22 to A15

Accordingly, the size that can be each area is different.

Note: After releasing reset, only the control register of the block address area 2 is valid. The control register of the block address area 2 has <B2M> bit. Setting <B2M> bit to "0" sets the block address area 2 to addresses 000000H to FFFFFFH. Setting <B2M> bit to "1" specifies the start address and the address area size as it is in the other block address area.

Memory Address Mask Register (for CS0 area)

MAMR0 (0142H)

	7	6	5	4	3	2	1	0	
Bit symbol	V20	V19	V18	V17	V16	V15	V14~9	V8	
Read/Write		R/W							
After reset	1	1 1 1 1 1 1 1 1							
Function		Sets size of CS0 area 0: Used for address compare							

Range of possible settings for CS0 area size: 256Bytes to 2MBytes

Memory Address Mask Register (for CS1 area)

MAMR1 (0146H)

	7	6	5	4	3	2	1	0	
Bit symbol	V21	V20	V19	V18	V17	V16	V15~9	V8	
Read/Write		R/W							
After reset	1	1 1 1 1 1 1 1 1							
Function		Sets size of CS1 area 0: Used for address compare							

Range of possible settings for CS1 area size: 256Bytes to 4MBytes

Memory Address Mask Register (for CS2,CS3 area)

MAMR2 / MSAR3 (014AH) / (014FH)

	7	6	5	4	3	2	1	0	
Bit symbol	V22	V21	V20	V19	V18	V17	V16	V15	
Read/Write		R/W							
After reset	1	1	1	1	1	1	1	1	
Function		Sets size of CS2 or CS3 area 0: Used for address compare							


Range of possible settings for CS2 or CS3 area size: 32KBytes to 8MBytes

Figure 3.8.3 Memory Address Mask Registers

## (c) Setting memory start addresses and address areas

An example of specifying a 64-Kbyte address area starting from 010000H using the CS0 areas i describes.

Set 01H in MSAR0<S23:16> (Corresponding to the upper 8 bits of the start address). Next, calculate the difference between the start address and the anticipated end address (01FFFFH) based on the size of the CS0 area. Bits 20 to 8 of the result correspond to the mask value to be set for the CS0 area. Setting this value in MAMR0<V20:8> sets the area size. This example sets 07H in MAMR0 to specify a 64K-byte area.



#### (d) Address area size specification

Table 3.8.3 shows the relationship between CS area and area size. " $\Delta$ " indicates areas that cannot be set by memory start address register and address mask register combinations. When setting an area size using a combination indicated by " $\Delta$ ", set the start address mask register in the desired steps starting from 000000H.


If the CS2 area is set to 16 Mbytes or if two or more areas overlap, the smaller CS area number has the higher priority.

Example: To set the area size for CS0 to 128 Kbytes:

## a. Valid start addresses



## b. Invalid start addresses



			0.0.0	t and t	ii oa ciz	<u> </u>	aon oo	, oa			
Size (Byte) CS area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0	0	0	0	0	Δ	Δ	Δ	Δ	Δ		
CS1	0	0		0	Δ	Δ	Δ	Δ	Δ	Δ	
CS2			0	0	Δ	Δ	Δ	Δ	Δ	Δ	Δ
CS3			0	0	Δ	Δ	Δ	Δ	Δ	Δ	Δ

Table 3.8.3 Valid Area Sizes for Each CS Area

Note: " $\Delta$ " indicates areas that cannot be set by memory start address register and address mask register combinations.

## (e) Block address area Priority

When the set block address area overlaps with the built-in memory area, or both two address areas overlap, the block address area is processed according to priority as follows.

Built-in I/O > Built-in memory > Block address area 0 > 1 > 2 > 3

## (f) Wait control for outside the block address area of CS0 to CS3

Also, that any accessed areas outside the address spaces set by CS0 to CS3 are processed as the CSEX space. Therefore, settings of CSEX (BEXCSH, L-register) apply for the control of wait cycles, data bus width, etc,.

## (2) Connection Memory Specification

Setting BnCSH<BnOM1:0> specifies the memory type to be connected with the block address areas. The interface signal is output according to the set memory as follows;

#### BnCSH<BnOM1:0>

BnOM1	BnOM0	Function
0	0	SRAM/ROM (Default)
0	1	(Reserved)
1	0	(Reserved)
1	1	SDRAM

Note1: SDRAM should be set only with CS1 or CS2.

## (3) Data Bus Width Specification

The data bus width is set for every block address area. The bus size is set by BnCSH<BnBUS1:0> as follows;

## BnCSH<BnBUS1:0>

<bnbus1></bnbus1>	<bnbus0></bnbus0>	Function
0	0	8-bit bus mode (Default)
0	1	16-bit bus mode
1	0	Reserved
1	1	Don't use this setting

Note1: SDRAM should be set to "01" (16-bit bus).

This way of changing the data bus width depending on the address being accessed is called "dynamic bus sizing". The part where the data is output to is depended on the data width, the bus width and the start address.

The number of external data bus pin in TMP92CZ26A are 16 pin. Therefore, please ignore the bus width of memory = 32 bit in the table.

Note: Since there is a possibility of abnormal writing/reading of the data if two memories with different bus width are put in consecutive address, do not execute a access to both memories with one command.

4n + 1    (4) 4n + 3	Operand Data	Operand Start	Bus width of Memory	OBULA dalara		CPU	Data	
8	Size (bit)	Address	(bit)	CPU Address	D31 to D24	D23 to D16	D15 to D8	D7 to D0
8		4n + 0	8/16/32	4n + 0				
8								
8		411 + 1	16/32	4n + 1	xxxxx	xxxxx	b7 to b0	XXXXX
16	Q	4n + 2	8/16	4n + 2	xxxxx	xxxxx	xxxxx	b7 to b0
16	0	2			xxxxx	b7 to b0	xxxxx	
16		4 - 0						
16		4n + 3						
16			32					
16/32		4n + 0	8					ł
B		0	16/32					
16	•							
16			8	` '				ł
16		4n + 1	16	(1) 4n + 1	xxxxx	xxxxx	b7 to b0	XXXXX
16			10	(2) 4n + 2	xxxxx	xxxxx	xxxxx	b15 to b8
16			32	4n + 1	xxxxx	b15 to b8	b7 to b0	XXXXX
## 16	16		8					ł
32	. 5	4n + 2						
8								
4n+3  16	•							
4n + 3  16  (1) 4n + 3 (2) 4n + 4 (2) 4n + 1 (2) 4n + 4 (2) 4n + 1 (2) 4n + 2 (2) 4n + 4 (2) 4n + 2 (2) 4n + 4 (2) 4n + 3 (2) 4n + 1 (2) 4n + 2 (2) 4n + 3 (2) 4n + 4 (3) 4n + 3 (3) 4n + 4 (4) 4n + 3 (2) 4n + 4 (2) 4n + 3 (2) 4n + 4			8	` '				ł
16 (2) 4n + 4								
32		4n + 3	16					ł
8 (2) 4n + 4			22	(1) 4n + 3	b7 to b0	xxxxx	xxxxx	xxxxx
8			32	(2) 4n + 4	xxxxx	xxxxx	xxxxx	b15 to b8
8 (3) 4n + 2				(1) 4n + 0	xxxxx	xxxxx	xxxxx	b7 to b0
4n + 0  (4) 4n + 3  (5) 4n + 4  (6) 4n + 3  (7) 4n + 4  (8) 4n + 3  (8) 4n + 4  (9) 4n + 3  (9) 4n + 4  (10) 4n + 4  (10) 4n + 1  (10) 4n + 2  (10) 4n + 3  (1			8		xxxxx	xxxxx		ł
16								ŀ
32		4n + 0						
32			16	` '				ł
32 4n + 2 4n + 3 32 4n + 2 4n + 3 32 4n + 4 4n + 3 4n + 4 4n + 3 4n + 6 4n + 8 4			32	. ,				
32  4n+1  4n+2  4n+1  16  (2) 4n+1  (3) 4n+2  (4) 4n+3  (4) 4n+3  (2) 4n+1  (2) 4n+2  (2) 4n+2  (3) 4n+4  (3) 4n+4  (2) 4n+2  (3) 4n+4  (4) 4n+5  (4) 4n+5  (3) 4n+4  (4) 4n+5  (4) 4n+6  (3) 4n+4  (4) 4n+2  (4) 4n+2  (5) 4n+4  (6) 4n+4  (7) 4n+4  (7) 4n+4  (8) 4n+4  (8) 4n+4  (9) 4n+4  (9) 4n+4  (1) 4n+2  (1) 4n+2  (1) 4n+2  (2) 4n+4  (3) 4n+4  (4) 4n+5  (4) 4n+6  (5) 4n+4  (6) 4n+4  (7) 4n+4  (7) 4n+4  (8) 4n+5  (8) 4n+4  (9) 4n+4	•		02					
32  4n + 1  (3) 4n + 2			0					ł
4n + 1  16  (1) 4n + 1  (2) 4n + 2  (3) 4n + 4  (2) 4n + 4  (3) 4n + 4  (2) 4n + 4  (3) 4n + 4  (4) 4n + 5  (5) 4n + 4  (6) 4n + 6  (7) 4n + 2  (8) 4n + 4  (9) 4n + 6  (9) 4n + 4  (1) 4n + 2  (1) 4n + 2  (1) 4n + 2  (2) 4n + 4  (3) 4n + 4  (4) 4n + 5  (5) 4n + 4  (6) 4n + 6  (7) 4n + 2  (8) 4n + 4  (9) 4n + 4  (9) 4n + 6  (9) 4n + 4  (1) 4n + 2  (1) 4n + 3  (1) 4n + 3  (2) 4n + 4  (3) 4n + 6  (4) 4n + 6  (5) 4n + 4  (6) 4n + 6  (7) 4n + 6  (8) 4n + 6  (8) 4n + 6  (9) 4n + 4  (1) 4n + 6  (1) 4n + 3  (1) 4n + 6  (2) 4n + 4  (3) 4n + 6  (4) 4n + 6  (5) 4n + 4  (6) 4n + 6  (7) 4n + 4  (8) 4n + 6  (8) 4n + 6  (9) 4n + 4  (9) 4n + 6  (9) 4n + 4  (10) 4n + 3  (11) 4n + 3  (			8		xxxxx	xxxxx	xxxxx	b23 to b16
16 (2) 4n + 2				(4) 4n + 3	xxxxx	xxxxx	xxxxx	b31 to b24
32		4n + 1			xxxxx	xxxxx		ŀ
32			16					ŀ
32								
8			32					•
8	20		1					
4n + 2  16  (3) 4n + 4 (4) 4n + 5 (4) 4n + 5 (2) 4n + 4 (3) 4n + 5 (4) 4n + 6 (5) 4n + 4 (6) 4n + 6 (7) 4n + 4 (8) 4n + 6 (8) 4n + 6 (9) 4n + 4 (10) 4n + 3 (11) 4n + 3 (12) 4n + 4 (13) 4n + 6 (13) 4n + 6 (14) 4n + 6 (15) 4n + 4 (16) 4n + 6 (17) 4n + 3 (18) 4n + 6 (18) 4n +	32							ł .
4n + 2    (4) 4n + 5	ŀ		8					ł
16		4 0	1					b31 to b24
8 (2) 4n + 4 xxxxx xxxx b31 to b24 b23 to b16 (1) 4n + 2 b15 to b8 b7 to b0 xxxxx xxxx b31 to b24 b23 to b16 (1) 4n + 3 xxxxx xxxx b31 to b24 b23 to b16 (1) 4n + 3 xxxxx xxxx xxxxx b31 to b24 b23 to b16 (2) 4n + 4 xxxxx xxxx xxxxx xxxxx b15 to b8 (3) 4n + 5 xxxxx xxxx xxxxx xxxxx b23 to b16 (4) 4n + 6 xxxxx xxxx xxxx xxxxx b31 to b24 (4) 4n + 6 xxxxx xxxx xxxxx xxxxx b31 to b24 (1) 4n + 3 xxxxx xxxx xxxxx b23 to b16 b15 to b8 (3) 4n + 6 xxxxx xxxxx xxxxx xxxxx b31 to b24 (3) 4n + 6 xxxxx xxxx xxxxx xxxxx xxxxx b31 to b24 (1) 4n + 3 b7 to b0 xxxxx xxxxx xxxxx xxxxx xxxxx xxxxx xxxx		411 + 2	16					b7 to b0
8 (2) 4n + 4			10	(2) 4n + 4	xxxxx	xxxxx	b31 to b24	b23 to b16
8 (2) 4n + 4			32	1 1	b15 to b8	b7 to b0		
8								
4n + 3  (3) 4n + 5 (4) 4n + 6 (4) 4n + 6 (5) 4n + 3  (1) 4n + 3  (2) 4n + 4 (3) 4n + 6 (3) 4n + 6 (4) 4n + 6 (4) 4n + 6 (5) 4n + 4 (6) 4n + 6 (7) 4n + 4 (8) 4n + 6 (8) 4n + 6 (9) 4n + 6 (1) 4n + 6 (								ł
4n + 3  (4) 4n + 6  (7) 4n + 3  (8) 4n + 4  (9) 4n + 4  (1) 4n + 3  (1) 4n + 4  (2) 4n + 4  (3) 4n + 6  (3) 4n + 6  (4) 4n + 6  (4) 4n + 6  (5) 4n + 4  (7) 4n + 4  (8) 4n + 6  (9) 4n + 4  (1) 4n + 6  (1) 4n + 6  (2) 4n + 4  (3) 4n + 6  (4) 4n + 6  (5) 4n + 4  (6) 4n + 6  (7) 4n + 4  (8) 4n + 6  (9) 4n + 4  (1) 4n + 6  (1) 4n + 6  (2) 4n + 4  (2) 4n + 4  (3) 4n + 6  (3) 4n + 6  (4) 4n + 6  (4) 4n + 6  (5) 4n + 4  (6) 4n + 6  (7) 4n + 4  (8) 4n + 6  (8) 4n + 6  (9) 4n + 4  (9) 4n + 6  (10) 4n + 6  (11) 4n + 3  (11) 4n + 3  (11) 4n + 3  (12) 4n + 6  (13) 4n + 6  (14) 4n + 6  (15) 4n + 6  (16) 4n + 6  (17) 4n + 6  (18) 4n + 6			8					l.
4n + 3  16  (1) 4n + 3  (2) 4n + 4  (3) 4n + 6  (3) 4n + 6  (4) 4n + 3  (5) 4n + 6  (6) 4n + 6  (7) 4n + 6  (8) 4n + 6  (9) 4n + 6  (1) 4n + 3  (1) 4n + 3  (2) 4n + 6  (3) 4n + 6  (4) 4n + 6  (5) 4n + 6  (7) 4n + 6  (8) 4n + 6  (9) 4n + 6  (1) 4n + 7  (1) 4n + 8  (2) 4n + 6  (3) 4n + 6  (4) 4n + 6  (5) 4n + 6  (6) 4n + 6  (7) 4n + 7  (8) 4n + 6  (9) 4n + 6  (9) 4n + 6  (10) 4n + 7  (10) 4n + 8  (10) 4n +								T .
16 (2) 4n + 4 xxxxx xxxx		4n + 3						
(3) 4n + 6			16					ŀ
32 (1) 4n + 3 b7 to b0 xxxxx xxxxx xxxxx	ŀ							b31 to b24
32			20					
			32	(2) 4n + 4	xxxxx	b31 to b24	b23 to b16	b15 to b8

xxxxx: During read, input data to the bus is ignored. At write, the bus is high impedance and the write strobe signal remains no-active.

#### (4) Wait control

The external bus cycle completes for two states minimum (25 ns at  $f_{SYS} = 80$  MHz).

Setting the BnCSL<BnWW3:0> specifies the number of waits in the write cycle, and BnCSL<BnWR3:0> specifies the number of waits in the read cycle. <BnWW3:0> is set with the same method as <BnWR3:0> as follows:

BnCSL<BnWW>/<BnWR>

<bnww3> <bnwr3></bnwr3></bnww3>	<bnww2> <bnwr2></bnwr2></bnww2>	<bnww1> <bnwr1></bnwr1></bnww1>	<bnww0> <bnwr0></bnwr0></bnww0>	Function
0	0	0	1	2 states (0 waits) access fixed mode
0	0	1	0	3 states (1 wait) access fixed mode (Default)
0	1	0	1	4 states (2 waits) access fixed mode
0	1	1	0	5 states (3 waits) access fixed mode
0	1	1	1	6 states (4 waits) access fixed mode
1	0	0	0	7 states (5 waits) access fixed mode
1	0	0	1	8 states (6 waits) access fixed mode
1	0	1	0	9 states (7 waits) access fixed mode
1	0	1	1	10 states (8 waits) access fixed mode
1	1	0	0	11 states (9 waits) access fixed mode
1	1	0	1	12 states (10 waits) access fixed mode
1	1	1	0	14 states (12 waits) access fixed mode
1	1	1	1	18 states (16 waits) access fixed mode
0	1	0	0	22 states (20 waits) access fixed mode
0	0	1	1	6 states + WAIT pin input mode
	others			(Reserved)

Note 1:For SDRAM, above setting is ineffective. Refer to the section 3.18 SDRAM controller. Note 2:For NAND flash, this setting is ineffective.

## (i) Waits number fixed mode

The bus cycle is completed with the set states. The number of states is selected from 2 states (0 waits) to 12 states (10 waits), 14 states(12 waits), 18 states(16 waits) and 22 states(20 waits).

## (ii) WAIT pin input mode

This mode samples the  $\overline{WAIT}$  input pins. It continuously samples the  $\overline{WAIT}$  pin state and inserts a wait if the pin is active. The bus cycle is minimum 6 states. The bus cycle is completed when the wait signal is non active ("High" level) at 6 states. The bus cycle is extended as long as the wait signal is active in case more than 6 states.

## (5) Recovery (Data hold) cycle control


Some memory have an AC specification about data hold time from  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  for read cycle and a data confliction problem may occur. To avoid this problem, 1-dummy cycle can be inserted after CSm-block access cycle by setting "1" to BmCSH<BmREC> register.

This 1-dummy cycle is inserted when the next cycle is for another CS-block.


## BnCSH<BnREC>

0	No dummy cycle is inserted (Default).	
1	Dummy cycle is inserted.	

When not inserting a dummy cycle (0 waits)



• When inserting a dummy cycle (0 waits)



## (6) Adjust Function for the timing of control signal

This function can change the timing of  $\overline{CSn}$ ,  $\overline{CSZx}$ ,  $\overline{CSXx}$ ,  $R/\overline{W}$ , RD,  $\overline{WRxx}$ ,  $\overline{SRWR}$  and  $\overline{SRxxB}$  signals and adjust the timing according to the set-up/hold time of the memories.

As for the  $\overline{\text{CSn}}$ ,  $\overline{\text{CSZx}}$ ,  $\overline{\text{CSXx}}$ ,  $\overline{\text{R}}/\overline{\text{W}}$  and  $\overline{\text{WRxx}}$ ,  $\overline{\text{SRWR}}$ ,  $\overline{\text{SRxxB}}$  (at write cycle), it can be changed for only 1 CS area. While for  $\overline{\text{RD}}$  and  $\overline{\text{SRxxB}}$  (at read cycle), it can be changed for all CS areas. As for CS area and EX area which is not set this function, it operates with base bus timing (Refer to (7)).

This can not be used together with BnCSH<BnREC> function.

For control signal of SDRAM, it can be adjusted in SDRAM controller.

## CSTMGCR<TxxSEL1:0>, WRTMGCR<TxxSEL1:0>

00	Change the timing of CS0 area	
01	Change the timing of CS1 area	
10	Change the timing of CS2 area	
11	Change the timing of CS3 area	

#### CSTMGCR<TAC1:0>

00	$TAC = 0 \times f_{SYS} \text{ (Default)}$
01	$TAC = 1 \times f_{SYS}$
10	$TAC = 2 \times f_{SYS}$
11	(Reserved)

TAC:The delay from (A23-0) to (CSn, CSZx, CSXx, R/W).

## WRTMGCR<TCWS/H1:0>

00	TCWS/H = $0.5 \times f_{SYS}$ (Default)
01	TCWS/H = $1.5 \times f_{SYS}$
10	TCWS/H = $2.5 \times f_{SYS}$
11	TCWS/H = $3.5 \times f_{SYS}$

TCWS:The delay from (CSn) to (WRxx,SRWR,SRxxB).

TCWH:The delay from (WRxx,SRWR,SRxxB) to (CSn).

## RDTMGCR0/1<BnTCRH1:0>


00	$TCRH = 0 \times f_{SYS}$ (Default)
01	$TCRH = 1 \times f_{SYS}$
10	$TCRH = 2 \times f_{SYS}$
11	$TCRH = 3 \times f_{SYS}$

TCRH:The delay from (RD,SRxxB) to (CSn).

## RDTMGCR0/1<BnTCRS1:0>

00	TCRS = $0.5 \times f_{SYS}$ (Default)
01	$TCRS = 1.5 \times f_{SYS}$
10	$TCRS = 2.5 \times f_{SYS}$
11	TCRS = $3.5 \times f_{SYS}$


TCRS:The delay from (CSn) to (RD,SRxxB).




Note: TW cycle is inserted by setting BnCSL register. If it is set to 0-Wait, TW cycle is not inserted.

## (7) Basic bus timing


## (a) External read/write cycle (0 waits)




# (b) External read/write cycle (1 wait)




(c) External read bus cycle (1 wait + TAC: 1fsys + TCRS: 1.5fsys + TCRH: 1fsys) External write bus cycle (1 wait + TAC: 1fsys + TCWS/H: 1.5fsys)



(d) External read/write cycle (4 waits +  $\overline{WAIT}$  pin input mode)




(e) External read/write cycle (4 waits +  $\overline{\text{WAIT}}$  pin input mode)



(f) External read bus cycle (4 waits +  $\overline{\text{WAIT}}$  pin input mode +TAC:  $1f_{SYS}$  + TCRS:  $1.5f_{SYS}$  + TCRH:  $1f_{SYS}$ )

External write bus cycle (4 waits + WAIT pin input mode + TAC: 1fsys

+ TCWS/H: 1.5fsys)



## (8) Connecting to external memory

Figure 3.8.4 shows an example of how to connect external 16-bit SRAM and 16-bit NOR flash to the TMP92CZ26A.




Figure 3.8.4 Example of External 16-Bit SRAM and NOR Flash Connection

## 3.8.4 ROM Page mode Access Control

This section describes ROM page mode accessing and how to set registers. ROM page mode is set by PMEMCR.

## (1) Operation and how to set the registers

TMP92CZ26A supports ROM access with the page mode. The ROM access with the page mode is specified only in CS2.

Setting PMEMCR<OPGE> to "1" sets the memory access of CS2 to ROM page mode access.

The number of read cycles is set by the PMEMCR<OPWR1:0>.

## PMEMCR<OPWR1:0>

<opwr1></opwr1>	<opwr0></opwr0>	Number of Cycle in a Page
0	0	1 state (n-1-1-1 mode) (n ≥ 2)
0	1	2 state (n-2-2-2 mode) (n ≥ 3)
1	0	3 state (n-3-3-3 mode) (n ≥ 4)
1	1	4 state (n-4-4-4 mode) (n ≥ 5)

Note: Set the number of waits "n" to the control register (BnCSL) in each block address area.

The page size (the number of bytes) of ROM in the CPU size is set to PMEMCR<PR1:0>. When data is read out until a border of the set page, the controller completes the page reading operation. The start data of the next page is read in the normal cycle. The following data is set to page read again.

PMEMCR<PR1:0>

<pr1></pr1>	<pr0></pr0>	ROM Page Size
0	0	64 bytes
0	1	32 bytes
1	0	16 bytes (Default)
1	1	8 bytes




Figure 3.8.5 Page mode access Timing

## 3.8.5 Internal Boot ROM Control

This section describes about built-in boot ROM.

For the specification of S/W in boot ROM, refer to the section 3.4 boot ROM.


## (1) BOOT mode

BOOT mode is started by following AM1 and AM0 pins condition with reset.

AM1	AM0	Start mode
0	0	Don't use this setting
0	1	Start with 16-bit data bus
1	0	Don't use this setting
1	1	Start with boot (32-bit internal MROM)

## (2) Boot ROM memory map

Boot ROM is consist of 8-Kbyte masked ROM and assigned 3FE000H to 3FFFFFH address.



#### (3) Reset/interrupt address conversion circuit

Originally, reset/interrupt vector area is assigned FFFF00H to FFFFEFH ((A) area) in TLCS-900/H1.

But because boot ROM is assigned to another area, reset/interrupt vector address conversion circuit is prepared.

In BOOT mode, reset/interrupt vector area is assigned 3FFF00H to 3FFFEFH ((B) area) area by it. And after boot sequence, its area can be changed to (A) area by setting BROMCR<VACE> to "0". So, (A) area can be used only for application system program.

This BROMCR<VACE> is initialized to "1" in BOOT mode. At another starting mode, this register has no meaning.

Note: The last 16-byte area (FFFFF0H to FFFFFFH) is reserved for an emulator. So, this area is not changed by <VACE> register.

## (4) Disappearing boot ROM

After boot sequence in BOOT mode, an application system program may continue to run without reset asserting. In this case, an external memory which is mapped 3FE000H to 3FFFFH address can not be accessed because of boot ROM is assigned.

To solve it, internal boot ROM can be disappered by setting BROMCR<ROMLESS> to "1".

This <ROMLESS> is initialized to "0" in BOOT mode. At another starting mode, this bit is initialized to "1".

If this bit has been set to "1", writing "0" is disabled.

		7	6	5	4	3	2	1	0
BROMCR	Bit symbol						CSDIS	ROMLESS	VACE
(016CH)	Read/Write							R/W	
	After Reset						1	0/1 (note)	1/0 (note)
	Function						Nand_Flash	Boot ROM	Vector
							area	0: use	address
							CS output	1: not use	conversion
							0: Enable		0: Disable
							1: Disable		1: Enable

Note: The value after reset release is depending on start mode.

## 3.8.6 Cautions

# (1) Note the timing between $\overline{\text{CS}}$ and $\overline{\text{RD}}$

If the load capacitance of the  $\overline{\text{RD}}$  (Read signal) is greater than that of the  $\overline{\text{CS}}$  (Chip select signal), it is possible that an unintended read cycle occurs due to a delay in the read signal. Such an unintended read cycle may cause a trouble as in the case of (a) in Figure 3.8.6.




Figure 3.8.6 Read Signal Delay Read Cycle

Example: When using an externally connected NOR flash which users JEDEC standard commands, note that the toggle bit may not be read out correctly. If the read signal in the cycle immediately preceding the access to the NOR flash does not go high in time, as shown in Figure 3.8.7, an unintended read cycle like the one shown in (b) may occur.




Figure 3.8.7 NOR Flash Toggle Bit Read Cycle

When the toggle bit reverse with this unexpected read cycle, CPU always reads same value of the toggle bit, and cannot read the toggle bit correctly.

To avoid this phenomenon, the data polling function control is recommended. Or use the adjust timing function for rising edge of  $\overline{\sf RD}$  (RDTMGCRn<BnTCRH1:0>) in order to avoid generating this phenomenon.

## (2) Note the NAND flash area setting

Figure 3.8.8 shows a memory map for NAND flash.

And since CS3 area is recommended to assign address from 000000H to 3FFFFFH, this case is explained.

In this case, "NAND flash" and CS3 area are overlapped. But  $\overline{\text{CS3}}$  pin don't become active by setting BROMCR<CSDIS> to "1". And also  $\overline{\text{CS0}}$  to  $\overline{\text{CS3}}$ ,  $\overline{\text{SDCS}}$ ,  $\overline{\text{CSXA}}$  to  $\overline{\text{CSXB}}$ ,  $\overline{\text{CSZA}}$  to  $\overline{\text{CSZD}}$  pins don't become to active.

Note1: In this case, the address from 000000H to 049FFFH of 296 Kbytes in CS3's memory can't be used. Note2: 16 byte area (001FF0H to 001FFFH) for NAND Flash are fixed like a following without relationship to setting CS bock. Therefore, NAND flash area don't according to CS3 area setting.

(NAND-Flash area specification)

1. bus width : Depend on NDFMCR1<BUSW> in NAND Flash controller.

2.WAIT control : Depend on NDFMCR<SPLW1:0>,<SPHW1:0> in NAND Flash controller




Figure 3.8.8 Recommended CS3 setting

TOSHIBA TMP92CZ26A

## 3.9 External Memory Extension Function (MMU)

This is MMU function which can expand program/data area to 3.1G bytes by having 4-type local area.

The recommendation address memory map is shown in Figure 3.9.1.

However, when total capacity of used memory is less than 16M bytes, please refer to section of Memory controller. Setting of register in MMU is not necessary.

An area which can be set as BANK is called LOCAL-area. Since the address for LOCAL area is fixed, it cannot be changed.

And, area that cannot be set as BANK is called COMMON-area.

Basically one series of program should be closed within one bank. Please don't jump to the same LOCAL-area in the different bank directly by JP instruction and so on. Refer to the examples as follows.

TMP92CZ26A has following external pins to connect external memory-LSI.

Address bus : EA28, EA27, EA26, EA25, EA24 and A23 to A0

Chip Select : CSO to CS3, CSXA to CSXB, CSZA to CSXD, SDCS,


ND0CE and ND1CE

Data bus : D15 to D0

## 3.9.1 Recommended memory map

Figure 3.9.1 shows one of recommendation address memory map. It can be expanded to maximum memory size.


Figure 3.9.3 also shows one of recommendation address memory map. It's for a simple memory system like internal Boot-ROM with NAND-Flash and SDRAM.



Note1:  $\overline{\text{CSZA}}$  is a chip-select for not only bank0 to 127 of LOCAL-Z but also COMMON-Z.

Note2:In case of connect SDRAM to Y-area, 64MB(2MB×32) is maximum


Figure 3.9.1Recommendation memory map for maximum specification (Logical address)



Note: In case of connect SDRAM to Y-area, 64MB(2MB×32) is maximum


Figure 3.9.2 Recommendation memory map for maximum specification (Physical address)

TOSHIBA TMP92CZ26A



Note: In case of connect SDRAM to Z-area, 64MB (4MB×16) is maximum

Figure 3.9.3Recommendation memory map for simple system (Logical address)



Note: In case of connect SDRAM to Z-area, 64MB(4MB×16) is maximum

Figure 3.9.4 Recommendation memory map for simple system (Physical address)

TOSHIBA TMP92CZ26A

## 3.9.2 Control register

There are 24-registers for MMU. They are prepared for 8-purpose using (as Program, read-data, write-data and LCDC-display-data, source-data for odd/even number channel DMA, destination-data for odd/even number channel DMA), and 3-local area (LOCAL-X, Y and Z). These 8-purpose registers can access a data accessed easily.

(How to use)

At first, set enable register and using bank-number of each LOCAL register. In that case, set a combination pin and memory setting to the Ports and Memory controller. After that, if CPU or LCDC access to logical address of the local area, MMU converts logical address to physical address according to the bank number, and output it. The physical address is output to the external address bus pin. By this operation, accessing to external memory becomes possible. And, if accessed same logical address, physical address is changed by bank that be set to register in program, and enable accessing that memory of other bank.

Note:

- 1) When set the bank page, it inhibit to set overlapped area with common area (because Local area and common area shows same physical address)
- 2) In the LOCAL-area, changing Program bank number (LOCALPX, Y or Z) is disabled. Program bank setting of each local area must change in common area. (But bank setting of data-Read, data-Write and LCDC-display data can change also in local area.)
- 3) After data bank number (LOCALRn, LOCALWn or LOCALLn, LOCALEDn, LOCALSn, LOCALODn; "n" means X, Y or Z) register is set by an instruction, don't access its memory by next instruction because of some clocks are needed to be effective MMU setting. In this case, insert dummy instruction which accesses SFR or another memory between them like following example.

```
(Example) Id xix, 200000h;
Idw (localrx), 8001h; read-data bank number is set

Idw wa, (localrx); ---- Inserted Dummy instruction which accesses SFR

Idw wa, (xix); instruction which reads bank1 of local-X area.
```

4) When LOCAL-Z area is used, Chip select signal CSZA should be assigned to P82-pin.

In this case, CSZA works as chip select signal for not only bank0 to 15 but also COMMON-Z.

But for it, following setting after reset is needed before P82 setting.

```
ldw
         (localpz), 8000h
                            ; LOCAL-Z Bank enable for program
ldw
         (localrz), 8000h
                            ; LOCAL-Z Bank enable for data read
                            ; LOCAL-Z Bank enable for data write
ldw
         (localwz), 8000h
                                                                             (*1)
ldw
         (locallz), 8000h
                            ; LOCAL-Z Bank enable for LCD display memory (*2)
                            ; Assign P82 to CSZA
ld
          (p8fc), ----0--B
         (p8fc2), ----1--B
```

- (\*1) If COMMON-Z area is not used as data write memory, this setting is not needed.
- (\*2) If COMMON-Z area is not used as LCD display memory, this setting is not needed.

## 3.9.2.1 Program bank register

The bank number used as program memory is set to these registers. In certain bank, cannot diverge directly to different bank of same local area. To change program bank number in the same local area is disable.

LOCAL-X register for Program

			LC	CAL-A legis	ster for Progra	aiii						
		7	6	5	4	3	2	1	0			
LOCALPX	bit Symbol	X7	X6	X5	X4	Х3	X2	X1	X0			
(880H)	Read/Write				R/V	N						
	After reset	0	0	0	0	0	0	0	0			
	Function		//an 1		BANK numb			,				
		4.5			ecause of ove				-			
(0041)		15	14	13	12	11	10	9	8			
(881H)	bit Symbol	LXE		$\overline{}$					X8			
	Read/Write	R/W		$\overline{}$					R/W			
	After reset	0										
		BANK for										
	Function	LOCALX				(0 setting and						
		0: Disable				0 to 011111						
		1: Enable				0 to 1111111	111 CSXB					
Í		1			ster for Progra		T	T	ı			
		7	6	5	4	3	2	1	0			
LOCALPY	bit Symbol			Y5	Y4	Y3	Y2	Y1	Y0			
(882H)	Read/Write		R/W									
	After reset			0	0	0	0	0	0			
	Function					BANK numb						
		("3" is disabled because of overlapped with Common										
(883H)		15	14	13	12	11	10	9	8			
	bit Symbol	LYE										
	Read/Write	R/W										
	After reset	0										
	Function	BANK for LOCALY										
	1 411041011	0: Disable 1: Enable										
'			LC	CAL-Z regis	ster for Progra	am						
		7	6	5	4	3	2	1	0			
LOCALPZ	bit Symbol	<b>Z</b> 7	Z6	Z5	Z4	Z3	Z2	Z1	Z0			
(884H)	Read/Write				R/\	N						
	After reset	0	0	0	0	0	0	0	0			
	F C			Set	BANK numb	er for LOCAI	L-Z					
	Function		("3" i	s disabled be	ecause of ove	erlapped with	Common-a	rea.)				
		15	14	13	12	11	10	9	8			
(885H)	bit Symbol	LZE							Z8			
•	Read/Write	R/W							R/W			
	After reset	0						$\overline{}$	0			
	AILEI IESEL	BANK for			Sat RANK	number for	LOCAL-7					
		LOCALZ				onumber for setting and						
	Function 0: Disable 0000000000 to 001111111 CSZA 100000000 to 101111111 CS.								SZC			

000000000 to 001111111 CSZA

010000000 to 011111111 CSZB

100000000 to 101111111 CSZC

110000000 to 111111111 CSZD

0: Disable

1: Enable

## 3.9.2.2 LCD display bank register

The bank page used as LCD display memory is set to these registers. Since the bank register for CPU and LCDC are prepared independently, the bank page for CPU (Program, Read-data, write-data) can change during LCD display on.

LOCAL-X register for LCD

LOCALLX (888H)

(889H)

	7	6	5	4	3	2	1	0			
bit Symbol	X7	X6	X5	X4	Х3	X2	X1	X0			
Read/Write				R/	W						
After reset	0	0	0	0	0	0	0	0			
Function	Set BAN	Set BANK number for LOCAL-X ("0" is disabled because of overlapped with Common-area.)									
	15	14	13	12	11	10	9	8			
bit Symbol	LXE							X8			
Read/Write	R/W							R/W			
After reset	0							0			
	BANK for	Set BANK number for LOCAL-X									
Function	LOCALX			X8->	K0 setting an	d CS					
Function	0: Disable			00000000	00 ~ 0111111	I11 CSXA					
	1: Enable			10000000	00 ~ 1111111	I11 CSXB					

## LOCAL-Y register for LCD

LOCALLY (88AH)

		1	O	ວ	4	3		I	U
,	bit Symbol			Y5	Y4	Y3	Y2	Y1	Y0
'	Read/Write					R/	W		
	After reset			0	0	0	0	0	0
	E C				Se	t BANK numl	per for LOCA	L-Y	
	Function			("3"	is disabled b	th Common-area.)			
		15	14	13	12	11	10	9	8
	bit Symbol	LYE							
	Read/Write	R/W							
	After reset	0							
		BANK for							
		LOCALY							
	Function	0: Disable							
		1: Enable							

(88BH)

## LOCAL-Z register for LCD

LOCALLZ (88CH)

	7	6	5	4	3	2	1	0			
bit Symbol	<b>Z</b> 7	Z6	<b>Z</b> 5	Z4	Z3	Z2	Z1	Z0			
Read/Write				R/	W						
After reset	0	0	0	0	0	0	0	0			
Function	Set BAN	Set BANK number for LOCAL-Z ("3" is disabled because of overlapped with Common-area.)									
	15	14	13	12	11	10	9	8			
bit Symbol	LZE							Z8			
Read/Write	R/W				/			R/W			
After reset	0				/			0			
	BANK for			Set BANI	K number for	LOCAL-Z					
Function	LOCALZ			Z8-2	Z0 setting an	d CS					
Function	0: Disable	00	0000000 to	001111111 C	SZA 100	000000 to 10	)1111111 CS	SZC			
	1: Enable	01	0000000 to	0111111111 C	SZB 110	000000 to 11	11111111 CS	SZD			

(88DH)

#### 3.9.2.3 Read-data bank register

The bank number used as read-data memory is set to these registers. The following is an example which read data bank register of LOCAL-X is set to "1". When "ldw wa, (xix)" instruction is executed, the bank becomes effective at only read data (operand) for xix address.

## (Example)

ld

ld xix, 200000h

(localrx), 8001h ; Set Read data bank.

ldw wa,(localrx) <----Insert dummy instruction that access to SFR

ldw wa, (xix) Read bank1 of LOCAL-X area

LOCAL-X register for read

		7	6	5	4	3	2	1	0			
	bit Symbol	X7	X6	X5	X4	Х3	X2	X1	X0			
LOCALRX	Read/Write				R/	W						
(890H)	After reset	0	0	0	0	0	0	0	0			
	Function	Set BAN	Set BANK number for LOCAL-X ("0" is disabled because of overlapped with Common-area.)									
		15	14	13	12	11	10	9	8			
	bit Symbol	LXE							X8			
(891H)	Read/Write	R/W							R/W			
, ,	After reset	0							0			
	Function	BANK for LOCALX 0: Disable 1: Enable	Set BANK number for LOCAL-X  X8-X0 setting and CS  0000000000 to 0111111111 CSXA  100000000 to 111111111 CSXB									

## LOCAL-Y register for read

		7	6	5	4	3	2	1	0			
LOCALRY	bit Symbol			Y5	Y4	Y3	Y2	Y1	Y0			
(892H)	Read/Write					R/	W					
(00=1,	After reset			0	0	0	0	0	0			
	Function			Set BANK number for LOCAL-Y  ("3" is disabled because of overlapped with Common-area.)								
Í		15	14	13	12	11	10	9	8			
Í	bit Symbol	LYE										
(893H)	Read/Write	R/W										
	After reset	0										
	Function	BANK for LOCALY 0: Disable 1: Enable										

## LOCAL 7 register for read

_				LOCAL-Z re	gister for read	d						
		7	6	5	4	3	2	1	0			
ſ	bit Symbol	<b>Z</b> 7	Z6	Z5	Z4	Z3	Z2	Z1	Z0			
LOCALRZ	Read/Write				R/\	W						
(894H)	After reset	0	0	0	0	0	0	0	0			
ļ	Function	Set BANK number for LOCAL-Z ("3" is disabled because of overlapped with Common-area.)										
Ţ		15	14	13	12	11	10	9	8			
ſ	bit Symbol	LZE							Z8			
(895H)	Read/Write	R/W							R/W			
` ′	After reset	0							0			
		BANK for			Set BAN	K number for	LOCAL-Z					
I	Function	LOCALZ	1		Z8-7	Z0 setting an	d CS		ļ			
I	Function	0: Disable	00	)0000000 to	001111111 C	SZA 100	000000 to 10	)1111111 CS	SZC			
I		1: Enable	01	0000000 to	011111111 C	SZB 110	000000 to 11	1111111 CS	SZD			

#### 3.9.2.4 Write-data bank register

The bank number used as write data memory is set to these registers. The following is an example which data bank register of LOCAL-X is set to "1". When "ldw (xix), wa" instruction is extended, the bank becomes effective at only cycle for xix address.

(Example)

ld xix, 200000h

ld (localwx), 8001h ; Set Write data bank.

ldw wa, (localwx) ; <----Insert dummy instruction that access to SFR

	ldw	(xix),	wa	; Wri	te to bank	1 of LOCA	L-X area		<u>•</u>		
				LOCAL-X re	gister for wri	te					
		7	6	5	4	3	2	1	0		
	bit Symbol	X7	X6	X5	X4	Х3	X2	X1	X0		
LOCALWX	Read/Write				R/	W	,				
(898H)	After reset	0	0	0	0	0	0	0	0		
	Function						f overlapped		on-area.)		
		15	14	13	12	11	10	9	8		
	bit Symbol	LXE							X8		
	Read/Write	R/W							R/W		
(899H)	After reset	0							0		
	Function	BANK for LOCALX 0: Disable 1: Enable	X8-X0 setting and CS e 0000000000 to 011111111 CSXA								
				LOCAL-Y re	gister for wri	te					
		7	6	5	4	3	2	1	0		
LOCALWY	bit Symbol			Y5	Y4	Y3	Y2	Y1	Y0		
(89AH)	Read/Write					R/	W W				
	After reset			0	0	0	0	0	0		
	Function						ber for LOCA				
		("3" is disabled because of overlapped with Common-area.)									
		15	14	13	12	11	10	9	8		
(00011)	bit Symbol	LYE									
(89BH)	Read/Write	R/W	//								
	After reset Function	0 BANK for LOCALY 0: Disable 1: Enable									
		1. Lilable		I OCAL -7 re	gister for wri	te					
İ		7	6	5	4	3	2	1	0		
	bit Symbol	Z7	Z6	Z5	Z4	Z3	Z2	Z1	Z0		
LOCALWZ	Read/Write	LI	20	25		<u> </u>			20		
(89CH)	After reset	0	0	0	0	<u> </u>	0	0	0		
	Function				l .	1	of overlapped	1			
	Turicuon	15	14	13	12	11	10	9	8		
	bit Symbol	LZE							Z8		
	Read/Write	R/W							R/W		
(00DL1)	After reset	0							0		
(89DH)	Function	BANK for LOCALZ 0: Disable	00	00000000 to		K number for Z0 setting an		)1111111 C			

010000000 to 011111111 CSZB

110000000 to 111111111 CSZD

1: Enable

## 3.9.2.5 DMA-function bank register

In addition to functioning as read/write function of CPU, this LSI can also function which transfer data at high-speed by internal DMAC becoming bus master. (Please refer to DMAC section)

In Bank for only DMA that different from Bank for CPU or LCDC display data, although condition of program bank, read-bank and write-bank for CPU, bank of Source address and Destination address are enable during operate DMA.

DMAC which assignment is possible in this LSI is 5-channel. But bank controller is 2-type. Even-channel of DMA-channel 0, 2 and 4 become E-group (ES and ED group), odd-channel of DMA-channel 1 and 3 become O-group (OS and OD group). Assignment every channel is disable in same group.

Following shows examples of setting bank for DMA\_Source address to 1 in LOCALX area and setting bank for DMA\_Destination address to 2 in LOCALY area. If Source address which set to XXX by using DMA function was set to LOCALX-area and Destination address was set to LOCALY-area, when DMA of channel 0 is start, LOCALX bank1 is set to source and LOCALY bank2 is set to destination.

## (Example)

ldw (localesx), 8001h; Set DMA source bank for channel 0

ldw (localedy), 8002h; Set DMA destination bank for channel 0

DMA channel 0 start

## LOCAL-X register for even-group DMA source

LOCALESX (8A0H)

	7	6	5	4	3	2	1	0		
bit Symbol	X7	X6	X5	X4	Х3	X2	X1	X0		
Read/Write		R/W								
After reset	0	0	0	0	0	0	0	0		
Function	Set BAN	K number fo	or LOCAL-X (	("0" is disable	ed because o	f overlapped	with Commo	n-area.)		
	15	14	13	12	11	10	9	8		
bit Symbol	LXE							X8		
Read/Write	R/W							R/W		
After reset	0							0		
	BANK for			Set BANI	K number for	· LOCAL-X				
Function	LOCALX		X8-X0 setting and CS							
Function	0: Disable	000000000 to 0111111111 CSXA								
	1: Enable			10000000	00 to 111111	111 CSXB				

(8A1H)

## LOCAL-Y register for even-group DMA source

LOCALESY (8A2H)

		7	6	5	4	3	2	1	0
	bit Symbol			Y5	Y4	Y3	Y2	Y1	Y0
Υ	Read/Write					R/	W		
	After reset			0	0	0	0	0	0
	Function			("3"			per for LOCA erlapped with		rea.)
		15	14	13	12	11	10	9	8
		10		10	12		10	5	)
	bit Symbol	LYE		2		=	10	,	
	bit Symbol Read/Write				1				
	· · ·	LYE			į				

(8A3H)

# LOCAL-Z register for even-group DMA source

LOCALESZ (8A4H)

		7	6	5	4	3	2	1	0		
	bit Symbol	<b>Z</b> 7	Z6	Z5	Z4	Z3	Z2	Z1	Z0		
SZ	Read/Write				R/	W					
	After reset	0	0	0	0	0	0	0	0		
	Function	Set BAN	NK number fo	r LOCAL-Z (	"3" is disable	d because o	f overlapped	with Commo	n-area.)		
		15	14	13	12	11	10	9	8		
	bit Symbol	LZE							Z8		
	Read/Write	R/W							R/W		
	After reset	0							0		
		BANK for			Set BANK	number for	LOCAL-Z				
	Function	LOCALZ		Z8-Z0 setting and CS							
	FUNCTION	0: Disable	00	0000000 to 0	0011111111 C	SZA 1000	000000 to 10	1111111 CS	ZC		
		1: Enable	01	0000000 to 0	)11111111 C	SZB 1100	000000 to 11	1111111 CS	ZD		

(8A5H)

# LOCAL-X register for even-group DMA destination

LOCALEDX
(8A8H)

	7	6	5	4	3	2	1	0		
bit Symbol	X7	X6	X5	X4	Х3	X2	X1	X0		
Read/Write			-	R/	W			-		
After reset	0	0	0	0	0	0	0	0		
Function	Set BAN	IK number fo	or LOCAL-X (	("0" is disable	ed because o	of overlapped	with Commo	on-area.)		
	15	14	13	12	11	10	9	8		
bit Symbol	LXE							X8		
Read/Write	R/W							R/W		
After reset	0							0		
	BANK for			Set BANk	C number for	LOCAL-X				
Eupotion	LOCALX		X8-X0 setting and CS							
Function 0: Disable 0000000000 to 0111111111 CSXA										
	1: Enable			10000000	00 to 111111	111 CSXB				

(8A9H)

# LOCAL-Y register for even-group DMA destination

LOCALED' (8AAH)

		7	6	5	4	3	2	1	0		
	bit Symbol			Y5	Y4	Y3	Y2	Y1	Y0		
ΣY	Read/Write					R/	W				
	After reset			0	0	0	0	0	0		
	Function			Set BANK number for LOCAL-Y							
	1 dilotion			("3" is disabled because of overlapped with Common-area.)							
		15	14	13	12	11	10	9	8		
	bit Symbol	LYE									
	bit Symbol Read/Write	LYE R/W	///		///	///			///		
						$/\!/\!/$			$/\!/\!/\!/$		
	Read/Write	R/W									
	Read/Write After reset	R/W 0									
	Read/Write	R/W 0 BANK for									

(8ABH)

# LOCAL-Z register for even-group DMA destination

LOCALEDZ (8ACH)

		7	6	5	4	3	2	1	0
	bit Symbol	<b>Z</b> 7	Z6	Z5	Z4	Z3	Z2	Z1	Z0
DΖ	Read/Write				R/	W			
	After reset	0	0	0	0	0	0	0	0
	Function	Set BAN	K number fo	r LOCAL-Z (	"3" is disable	d because o	f overlapped	with Commo	n-area.)
		15	14	13	12	11	10	9	8
	bit Symbol	LZE							Z8
	Read/Write	R/W							R/W
	After reset	0							0
		BANK for			Set BANI	K number for	LOCAL-Z		
	Function	LOCALZ			Z8-2	Z0 setting an	d CS		
	Function	0: Disable	00	0000000 to	001111111 C	SZA 100	000000 to 10	)1111111 CS	SZC
		1: Enable	01	0000000 to (	011111111 (	SZB 110	000000 to 11	1111111 CS	SZD

(8ADH)

### LOCAL-X register for odd-group DMA source

		7	6	5	4	3	2	1	0			
	bit Symbol	X7	X6	X5	X4	Х3	X2	X1	X0			
LOCALOSX (8B0H)	Read/Write				R/	W						
(8B0H)	After reset	0	0	0	0	0	0	0	0			
	Function	Set BAN	Set BANK number for LOCAL-X ("0" is disabled because of overlapped with Common-area.)									
		15	14	13	12	11	10	9	8			
-	bit Symbol	LXE							X8			
	Read/Write	R/W							R/W			
(8B1H)	After reset	0							0			
		BANK for			Set BANk	C number for	LOCAL-X					
	Function	LOCALX			X8->	(0 setting an	d CS					
	Function	0: Disable		000000000 to 011111111 CSXA								
		1: Enable			10000000	0 to 111111	111 CSXB					

#### LOCAL-Y register for odd-group DMA source

				- 3							
		7	6	5	4	3	2	1	0		
	bit Symbol		/	Y5	Y4	Y3	Y2	Y1	Y0		
LOCALOSY	Read/Write					R/	W				
(8B2H)	After reset			0	0	0	0	0	0		
	Function			Set BANK number for LOCAL-Y  ("3" is disabled because of overlapped with Common-area.)							
				("3" ו	is disabled b	ecause of ov	erlapped with	n Common-a	rea.)		
		15	14	13	12	11	10	9	8		
	bit Symbol	LYE									
(8B3H)	Read/Write	R/W									
	After reset	0									
		BANK for									
	Function	LOCALY									
	Function	0: Disable									
		1: Enable									

## LOCAL-Z register for odd-group DMA source

7 6 3 0 LOCALOSZ **Z**6 **Z**5 **Z**4 Z1 bit Symbol **Z**7 Ζ3 Z2 Z0 (8B4H) Read/Write R/W After reset Set BANK number for LOCAL-Z ("3" is disabled because of overlapped with Common-area.) Function 15 14 13 12 10 11 9 8 bit Symbol LZE Z8 R/W Read/Write R/W (8B5H) After reset 0 0 BANK for Set BANK number for LOCAL-Z LOCALZ Z8-Z0 setting and CS Function 0: Disable 000000000 to 001111111 CSZA 100000000 to 101111111 CSZC 1: Enable 010000000 to 011111111 CSZB 110000000 to 111111111 CSZD

LOCAL-X register for odd-group DMA destination

LOCALODX (8B8H)

	7	6	5	4	3	2	1	0		
bit Symbol	X7	X6	X5	X4	Х3	X2	X1	X0		
Read/Write				-						
After reset	0	0	0	0	0	0	0	0		
Function	Set BAN	K number fo	or LOCAL-X (	("0" is disable	ed because o	of overlapped	with Commo	on-area.)		
	15	14	13	12	11	10	9	8		
bit Symbol	LXE							X8		
Read/Write	R/W							R/W		
After reset	0							0		
	BANK for			Set BAN	K number for	LOCAL-X				
- Function	LOCALX		X8-X0 setting and CS							
Function	Function 0: Disable 000000000 to 011111111 CSXA									
	1: Enable			10000000	00 to 111111	111 CSXB				

(8B9H)

# LOCAL-Y register for odd-group DMA destination

LOCALOD (8BAH)

ĺ		7	6	5	4	3	2	1	0	
ΟY	bit Symbol			Y5	Y4	Y3	Y2	Y1	Y0	
	Read/Write					R/	W			
	After reset			0	0	0	0	0	0	
	Function			Set BANK number for LOCAL-Y						
	Function			("3" is disabled because of overlapped with Common-area.)						
ſ		15	14	13	12	11	10	9	8	
	bit Symbol	LYE				/				
	Read/Write	R/W				/				
	After reset	0								
		BANK for								
	E atia	LOCALY								
	Function	0: Disable								
		1: Enable								

(8BBH)

# LOCAL-Z register for odd-group DMA destination

LOCALODZ (8BCH)

		7	6	5	4	3	2	1	0		
ODZ	bit Symbol	<b>Z</b> 7	Z6	Z5	Z4	Z3	Z2	Z1	Z0		
ODL	Read/Write				R/	W					
	After reset	0	0	0	0	0	0	0	0		
	Function	Set BANK number for LOCAL-Z ("3" is disabled because of overlapped with Common-area.)									
		15	14	13	12	11	10	9	8		
	bit Symbol	LZE							Z8		
`	Read/Write	R/W							R/W		
,	After reset	0							0		
		BANK for			Set BANI	K number for	LOCAL-Z				
	Function	LOCALZ			Z8-2	Z0 setting an	d CS				
	Function	0: Disable	00	0000000 to	001111111 C	SZA 100	000000 to 10	)1111111 CS	ZC		
		1: Enable	01	0000000 to	011111111 (	SZB 110	000000 to 11	11111111 CS	ZD		

(8BDH)

# 3.9.3 Setting example

This is in case of using like following condition.

No.	Used as	Memory	Setting	MMU-area	Logical	Physical
					address	address
(a)	Main	NOR-Flash	CSZA,	COMMON-Z	C000	00H to
	Routine	(16MB, 1pcs)	32bit,		FFF	FFFH
(b)	Character-		1wait	Bank0 in	800000H to	000000H to
	ROM			LOCAL-Z	BFFFFFH	3FFFFFH
(c)	Sub	SRAM	CS1,	Bank0 in	400000H to	000000H to
	Routine	(16MB, 1pcs)	16bit,	LOCAL-Y	5FFFFFH	1FFFFFH
(d)	LCD		0wait	Bank1 in		200000H to
	Display-RAM			LOCAL-Y		3FFFFFH
(e)	Stack-	Internal-RAM		Bank2 in	002000H to	
	RAM	(288KB)	(32bit,	LOCAL-Y	049FFFH	
			2-1-1-1clk)			

## (a) Main routine (COMMON-Z)

Logical Address	Physical Address	No	Instruction	Comment
		1	org C00000H	;
C00000H	<-(Same)	2	ldw (mamr2),80FFH	; CS2 800000-ffffff/8MB
C000xxH	<-	3	ldw (b2csl), C222H	; CS2 32bit ROM, 1wait
		4	ldw (mamr1),40FFH	; CS1 400000-7fffff/4MB
		5	ldw (b1csl), 8111H	; CS1 16bit RAM, 0wait
		5.1	ldw (localpz),8000H	; Enable LOCAL-Z Bank for program
		5.2	ldw (localrz),8000H	; Enable LOCAL-Z Bank for read-data
		6	ld (p8fc), 02H	;
		7	ld (p8fc2), 04H	;
		9	ld xsp,48000H	; Stack Pointer = 48000H
		10	ldw (localpy),8000H	; Bank0 in LOCAL-Y is set as Program bank for sub routine
		11	:	;
C000yyH	<-	12	call 400000H	; Call Sub routine
		13	:	,
		14	:	,
		15	:	;

- From No.2 to No.8 instructions are setting of Ports and Memory controller.
- $\bullet$   $\,$  No.9 is a setting for stack pointer. It is assigned to internal-RAM.
- No.10 is a setting to execute for No.12's instruction.
- No.12 is an instruction to call sub routine. When CPU outputs 400000H address, MMU will convert and output 000000H physical address to external address bus: A23 to A0. And CS1 for SRAM will be asserted because of logical address is in an area for CS1 at the same time. By these instructions, CPU cans brunch to sub-routine.

(Note: This example is based on sub routine program is already written on SRAM.)

#### (b) Sub routine (Bank-0 in LOCAL-Y)

Logical address	Physical address	No	Instruction	Comment
addicss	addicss	16	org 400000H	
400000H	000000H	17	ldw (localwy),8001H	; Bank1 in LOCAL-Y is set to write-data for LCD Display RAM
4000xxH	0000xxH	18	ldw (locally), 8001H	; Bank1 in LOCAL-Y is set as LCD display RAM
		19	ldw (localrz), 8001H	; Bank0 in LOCAL-Z is set as read-data for Character-RAM
		20	ld xiy,800000H	; Index address register for read Character-ROM
		21	ld wa,(xiy)	; Read Character-ROM
		22	:	; Convert it to display-data
		23	Id (lecalpy), 82H	;
		24	ld xix, 400000H	; Index address register for write LCD Display data
		25	ld (xix), bc	; Write LCD Display data
		26	:	; Set LCD Controller
		27	:	,
		28	ld xiz, 400000H	; Set LCD Start address to LCDC
		29	ld (Isarcl), xiz	· ·
		30	ld (lcdctl0),01H	; Start LCD Display operation
		31	:	;
5000yyH	1000yyH	32	ret	;

- No.17 and No.18 are setting for Bank-1 of LOCAL-Y. In this case, LCD Display data is written to SRAM by CPU. So, (LOCALWY) and (LOCALLY) should be set to same bank-1.
- No.19 is a setting for Bank-0 of LOCAL-Z to read data from character-ROM.
- No.20 and No.21 are instructions to read data from character-ROM. When CPU outputs 800000H address, this MMU will
  convert and output 000000H address to external address bus: A23 to A0. And /CSZA for NOR-Flash will be asserted
  because of logical address is in an area for CS2 at the same time.

By these instructions, CPU can read data from character ROM.

- · No.23 is an instruction which changes Program bank number in the LOCAL-area. This setting is disabled.
- No.24 and No.25 are instructions to write data to SRAM. When CPU outputs 400000H address, this MMU will convert and output 200000H address to external address bus: A23 to A0. And /CS1 for SRAM will be asserted because of logical address is in an area for CS1 at the same time.
  - By these instructions, CPU can write data to SRAM.
- No.28 and No.29 are setting to set LCD starting address to LCD Controller. When LCDC outputs 400000H address in DMA-cycle, this MMU will convert and output 200000H address to external address bus: A23 to A0. And /CS1 for SRAM will be asserted because of logical address is in an area for CS1 at the same time.
  - By these instructions, LCDC can read data from SRAM.
- · No.30 is an instruction to start LCD display operation.

# 3.10 SDRAM Controller (SDRAMC)

The TMP92CZ26A incorporates an SDRAM controller (SDRAMC) for accessing SDRAM that can be used as data memory, program memory, or display memory.

The SDRAMC has the following features:

(1) Supported SDRAM

Data rate type : SDR (single data rate) type only Memory capacity : 16 / 64 / 128 / 256 / 512 Mbits

Number of banks : 2 banks / 4 banks

Data bus width : 16 bits

Read burst length : 1 word / full page

Write mode : Single mode / Burst mode

### (2) Supported initialization sequence commands

Precharge All command

Eight Auto Refresh commands Mode Register Set command

#### (3) Access mode

	CPU Cycle	HDMA Cycle	LCDC Cycle
Burst length	1 word	1 word or full page selectable	Full page
Addressing mode Sequentia		Sequential	Sequential
CAS latency (clock)	2	2	2
Write mode	Single	Single or burst selectable	

## (4) Access cycles

CPU access cycles

Read cycle : 1 word, 4-3-3-3 states (minimum)
Write cycle : Single, 3-2-2-2 states (minimum)
Data size : 1 byte / 1 word / 1 long-word

HDMA access cycles

Read cycle : 1 word, 4-3-3-3 states / full page, 4-1-1-1 states (minimum)

Write cycle : Single, 3-2-2-2 states (minimum) / burst, 2-1-1-1 states (minimum)

Data size : 1 byte / 1 word / 1 long-word

LCDC access cycles

Read cycle : Full page, 4-1-1-1 states (minimum)

Data size : 1 word

#### (5) Auto generation of refresh cycles

- Auto Refresh is performed while the SDRAM is not being accessed.
- The Auto Refresh interval is programmable.
- The Self Refresh function is also supported.

Note: The SDRAM address area is determined by the CS1 or CS2 setting of the memory controller. However, the number of bus cycle states is controlled by the SDRAMC.

# 3.10.1 Control Registers

The SDRAMC has the following control registers.

SDACR (0250H)

	SDRAM Access Control Register											
	7	6	5	4	3	2	1	0				
Bit symbol	SRDS	-	SMUXW1	SMUXW0	SPRE			SMAC				
Read/Write			R/W					R/W				
After reset	1	0	0	0 0				0				
Function	Read data shift function 0: Disable 1: Enable	Always write "0"	Address mu  00: Type A ( 01: Type B ( 10: Type C ( 11: Reserve	(A9- ) (A10- ) (A11- )	Read/Write commands  0: Without auto precharge 1: With auto precharge			SDRAM controller  0: Disable 1: Enable				

SDRAM Command Interval Setting Register

SDCISR (0251H)

	CETO WIT COMMINION OF THE PROPERTY OF THE PROP											
	7	6	5	4	3	2	1	0				
Bit symbol		STMRD	STWR	STRP	STRCD	STRC2	STRC1	STRC0				
Read/Write					R/W							
After reset		1	1	1	1	1	0	0				
		TMRD	TWR	TRP	TRCD	TRC						
						000: 1 Cl	_K 100: 5	CLK				
Function		0: 1 CLK	0: 1 CLK	0: 1 CLK	0: 1 CLK	001: 2 Cl	_K 101: 6	CLK				
		1: 2 CLK	1: 2 CLK	1: 2 CLK	1: 2 CLK	010: 3 Cl	_K 110: 7	CLK				
						011: 4 Cl	_K 111: 8	CLK				

SDRAM Refresh Control Register

SDRCR (0252H)

	SDRAM Refresh Control Register												
	7	6	5	4	3	2	1	0					
Bit symbol	-			SSAE	SRS2	SRS1	SRS0	SRC					
Read/Write	R/W			. R/W									
After reset	0			1	0	0	0	0					
	Always			Self	R	al	Auto						
	write "0"			Refresh	000: 47 s	tates 100:	468 states	Refresh					
Function				auto exit	001: 78 s	tates 101:	624 states						
1 diletion				function	010: 156	states 110:	936 states	0:Disable					
				0:Disable	011: 312	states 111:	1248 states	1:Enable					
				1:Enable									

SDRAM Command Register

SDCMM (0253H)

		7	6	5	4	3	2	1	0			
1	Bit symbol						SCMM2	SCMM1	SCMM0			
	Read/Write						R/W					
	After reset						0	0	0			
	Function						000: Don't ca 001: Initializa a. Precharç b. Eight Au c. Mode Re 010: Prechar 100: Reserve 101: Self Ref	Command issue (Note 1) (Note 2) 000: Don't care 001: Initialization sequence a. Precharge All command b. Eight Auto Refresh commands c. Mode Register Set command 010: Precharge All command 100: Reserved 101: Self Refresh Entry command 110: Self Refresh Exit command				

Note 1: <SCMM2:0> is automatically cleared to "000" after the specified command is issued. Before writing the next command, make sure that <SCMM2:0> is "000". In the case of the Self Refresh Entry command, however, <SCMM2:0> is not cleared to "000" by execution of this command. Thus, this register can be used as a flag for checking whether or not Self Refresh is being performed.

Note 2: The Self Refresh Exit command can only be specified while Self Refresh is being performed.

SDRAM HDMA Burst Length Select Register

SDBLS (0254H)

	7	6	5	4	3	2	1	0	
Bit symbol			SDBL5	SDBL4	SDBLS	SDBL2	SDBL1	SDBL0	
Read/Write					R/	W		_	
After reset			0	0	0	0	0	0	
			For HDMA5	For HDMA4	For HDMA3	For HDMA2	For HDMA1	For HDMA0	
Function			HDMA burst length						
1 dilotion				0: 1 V	Vord read / S	ingle write			
				1: Fu	ll page read /	Burst write			

Figure 3.10.1 Control Registers

### 3.10.2 Operation Description

### (1) Memory access control

The SDRAMC is enabled by setting SDACR<SMAC> to "1".

When one of the bus masters (CPU, LCDC, DMAC) generates a cycle to access the SDRAM address area, the SDRAMC outputs SDRAM control signals.

Figure 3.10.2 to Figure 3.10.5 shows the timing for accessing the SDRAM. The number of SDRAM access cycles is controlled by the SDRAMC and does not depend on the number of waits controlled by the memory controller.

#### (a) Command issue function

The SDRAMC issues commands as specified by the SDCMM register. The SDRAMC also issues commands automatically for each SDRAM access cycle generated by each bus master.

Table 3.10.1 shows the commands that are issued by the SDRAMC.

Table 3.10.1 Commands Issued by the SDRAMC

Command	CKE <sub>n-1</sub>	CKE <sub>n</sub>	SDxxDQM	A10	A15-11 A9-0	SDCS	SDRAS	SDCAS	SDWE
Bank Activate	Н	Н	Н	RA	RA	L	L	Н	Н
Precharge All	Н	Н	Н	Н	Х	L	L	Н	L
Read	Н	Н	L	L	CA	L	Н	L	Н
Read with Auto Precharge	Н	Н	L	Н	CA	L	Н	L	Н
Write	Н	Н	L	L	CA	L	Н	L	L
Write with Auto Precharge	Н	Н	L	Н	CA	L	Н	L	L
Mode Register Set	Н	Н	Н	L	М	L	L	L	L
Burst Stop	Н	Н	Н	Χ	Х	L	Н	Н	L
Auto Refresh	Н	Н	Н	Х	Х	L	L	L	Н
Self Refresh Entry	Н	Ш	Н	Χ	Х	L	L	L	Н
Self Refresh Exit	L	Н	Н	Χ	Х	Н	Н	Н	Н

Note 1: H = High level, L = Low level, RA = Row address, CA = Column address, M = Mode data, X = Don't care

Note 2: CKE<sub>n</sub> = CKE level in the command input cycle

CKE<sub>n-1</sub> = CKE level in a cycle immediately before the command input cycle

#### Address multiplex function (b)

In access cycles, the A0 to A15 pins output low/column multiplexed addresses. The multiplex width is set by SDACR<SMUXW1:0>. Table3.10.2 shows the relationship between the multiplex width and low/column addresses.

Table3.10.2 Address Multiplex

		SDRAM Acc	ess Cycle Address			
92CZ26A Pin		Row Address				
Name	Type A	Type B	Type C	Column Address		
	<smuxw> = 00</smuxw>	<smuxw> = 01</smuxw>	<smuxw> = 10</smuxw>			
A0	A9	A10	A11	A1		
A1	A10	A11	A12	A2		
A2	A11	A12	A13	A3		
А3	A12	A13	A14	A4		
A4	A13	A14	A15	A5		
A5	A14	A15	A16	A6		
A6	A15	A16	A17	A7		
A7	A16	A17	A18	A8		
A8	A17	A18	A19	A9		
A9	A18	A19	A20	A10		
A10	A19	A20	A21	AP *		
A11	A20	A21	A22			
A12	A21	A22	A23			
A13	A22	A23	EA24	Row Address		
A14	A23	EA24	EA25	]		
A15	EA24	EA25	EA26			

<sup>\*</sup>AP: Auto Precharge

#### (c) Burst length

When the CPU accesses the SDRAM, the burst length is fixed to 1-word read/single write. When the LCDC accesses the SDRAM, the burst length is fixed to full page.

The burst length can be selected for SDRAM read and write accesses by HDMA if the following conditions are satisfied:

- The HDMA transfer mode is an increment mode.
- Transfers are made between the SDRAM and internal RAM or internal I/O.

In other cases, HDMA operation can only be performed in 1-word read/single write mode. Use SDBLS<SDBL5:0> to set the burst length for each HDMA channel.




Figure 3.10.2 1-Word Read Cycle Timing




Figure 3.10.3 Full-Page Read Cycle Timing




Figure 3.10.4 Single Write Cycle Timing




Figure 3.10.5 Burst Write Cycle Timing

#### (2) Execution of instructions on SDRAM

The CPU can execute instructions that are stored in the SDRAM. However, the following operations cannot be performed.

- a) Executing the HALT instruction
- b) Changing the clock gear setting
- c) Changing the settings in the SDACR, SDCMM, and SDCISR registers

These operations, if needed, must be executed by branching to other memory such as internal RAM.

# (3) Command interval adjustment function


Command execution intervals can be adjusted for each command. This function enables the SDRAM to be accessed at optimum cycles even if the operationg frequency is changed by clock gear.

Command intervals should be set in the SDCISR register according to the operating frequency of the TMP92CZ26A and the AC specifications of the SDRAM.

The SDCICR register must not be changed while the SDRAM is being accessed.


The timing waveforms for various cases are shown below.

# (a) Mode Register Set command




\*TMRD=2CLK (SDCISR<STMRD>="1")

#### (b) Auto Refresh command




\*TRC=5CLK (SDCISR<STRC2:0>="100")


### (c) Self Refresh Exit




## (d) Precharge command



(e) Read cycle



\*TRC=2CLK (SDCISR<STRCD>= "1")
\*TRC=6CLK (SDCISR<STRC2:0>= "101")



\*TRCD=2CLK (SDCISR<STRCD>= "1")

\*TWR=2CLK (SDCISR<STWR>= "1")


\*TRP=2CLK (SDCISR<STRP>= "1")

\*TRC=6CLK (SDCISR<STRC2:0>= "101")


### (4) Read data shift function

If the AC specifications of the SDRAM cannot be satisfied when data is read from the SDRAM, the read data can be latched in a port circuit so that the CPU can read the data in the next state. When this read data shift function is used, the read cycle requires additional one state. The write cycle is not affected. The timing waveforms for various cases are shown below.


(a) 1-word read, the read data shift function disabled (SDACR<SRCS> = "0")



(b) 1-word read, the read data shift function enabled (SDACR<SRDS>= "1", <SRDSCK>="0")



(c) Full-page read, the read data shift function enabled (SDACR<SRDS> = "1", <SRDSCK> = "0")



#### (5) Read/Write commands

The Read/Write commands to be used in 1-word read/single write mode can be specified by using SDACR<SPRE>.

When SDACR<SPRE> is set to "1", the Read/Write commands are executed with Auto Precharge. When Auto Precharge is enabled, the SDRAM is automatically precharged internally at every access cycle. Thus, the SDRAM is always in a "bank idle" state while it is not being accessed. This helps reduce the power consumption of the SDRAM but at the cost of degradation in performance as the Bank Active command is needed at every access cycle.

When SDACR<SPRE> is set to "0", the Read/Write commands are executed without Auto Precharge. In this case, the SDRAM is not precharged at every access cycle and is always in a "bank active" state. This increases the power consumption of the SDRAM, but improves performance as there is no need to issue the Bank Active command at every access cycle. If an access is made to outside the SDRAM page boundaries or if the Auto Refresh command is issued, the SDRAMC automatically issues the Precharge All command.

#### (6) Refresh control

The TMP92CZ26A supports two kinds of refresh commands: Auto Refresh and Self Refresh.

### (a) Auto Refresh

When SDRCR<SRC> is set to "1", the Auto Refresh command is automatically issued at intervals specified by SDRCR<SRS2:0>. The Auto Refresh interval can be specified in a range of 47 states to 1248 states (0.78  $\mu$ s to 20.8  $\mu$ s at f sys = 60 MHz).

The CPU operation (instruction fetch and execution) is halted while the Auto Refresh command is being executed. Figure 3.10.6 shows the Auto Refresh cycle timing, and Table 3.10.3 shows the Auto Refresh interval settings. The Auto Refresh function cannot be used in IDLE 1 and STOP modes. In these modes, use the Self Refresh function to be explained next.

Note: A system reset disables the Auto Refresh function.




Figure 3.10.6 Auto Refresh Cycle Timing

Table3.10.3 Auto Refresh Intervals

Unit [µs]

SDF	RCR <srs2< th=""><th>2:0&gt;</th><th>Auto</th><th></th><th>Fre</th><th>equency (S</th><th>System Clo</th><th>ck)</th><th></th></srs2<>	2:0>	Auto		Fre	equency (S	System Clo	ck)	
SRS2	SRS1	SRS0	Refresh Interval (states)	6 MHz	10 MHz	20 MHz	40 MHz	60 MHz	80 MHz
0	0	0	47	7.8	4.7	2.4	1.18	0.78	0.59
0	0	1	78	13.0	7.8	3.9	1.95	1.30	0.98
0	1	0	156	26.0	15.6	7.8	3.90	2.60	1.95
0	1	1	312	52.0	31.2	15.6	7.80	5.20	3.90
1	0	0	468	78.0	46.8	23.4	11.70	7.80	5.85
1	0	1	624	104.0	62.4	31.2	15.60	10.40	7.80
1	1	0	936	156.0	93.6	46.8	23.40	15.60	11.70
1	1	1	1248	208.0	124.8	62.4	31.20	20.80	15.60

### (b) Self Refresh

The Self Refresh Entry command is issued by setting SDCMM<SCMM2:0> to "101". Figure 3.10.7 shows the Self Refresh cycle timing. Once Self Refresh is started, the SDRAM is refreshed internally without the need to issue the Auto Refresh command.

- Note 1: When standby mode is released by a system reset, the I/O registers are initialized and the Self Refresh state is exited. Note that the Auto Refresh function is also disabled at this time.
- Note 2: The SDRAM cannot be accessed while it is in the Self Refresh state.
- Note 3: To execute the HALT instruction after the Self Refresh Entry command, insert at least 10 bytes of NOP or other instructions between the instruction to set SDCMM<SCMM2:0> to "101" and the HALT instruction.




Figure 3.10.7 Self Refresh Cycle Timing

The Self Refresh state can be exited by the Self Refresh Exit command. The Self Refresh Exit command is executed when SDCMM<SCMM2:0> is set to "110". It is also executed automatically in synchronization with HALT mode release. In either of these two cases, Auto Refresh is performed immediately after the Self Refresh state is exited. Then, Auto Refresh is executed at specified intervals. Exiting the Self Refresh state clears SDCMM<SCMM2:0> to "000".

Setting SDRCR<SSAE> to "0" disables automatic execution of the Self Refresh Exit command in synchronization with HALT release. The auto exit function should also be disabled in cases where the SDRAM operation requirements cannot be met as the operation clock frequency is reduced by clock gear down, as shown in Figure 3.10.8.




Figure 3.10.8 Execution Flow for Executing HALT Instruction after Clock Gear Down

### (7) SDRAM initialization sequence

After reset release, the following sequence of commands can be executed to initialize the SDRAM.

- 1. Precharge All command
- 2. Eight Auto Refresh commands
- 3. Mode Register Set command

The above commands are issued by setting SDCMM<SCMM2:0> to "001". While these commands are issued, the CPU operation (instruction fetch, execution) is halted. Before executing the initialization sequence, appropriate port settings must be made to enable the SDRAM control signals and address signals (A0 to A15).

After the initialization sequence is completed, SDCMM<SCMM2:0> is automatically cleared to "000".




Figure 3.10.9 Initialization Sequence Timing

TOSHIBA

# (8) Connection example

Figure 3.10.10 shows an example of connections between the TMP92CZ26A and SDRAM.

Table3.10.4 Pin Connections

0007004	SDRAM Pin Name							
92CZ26A Pin Name	Data Bus Width 16 bits							
i iii ivaiile	16M	64M	128M	256M	512M			
A0	A0	A0	A0	A0	A0			
A1	A1	A1	A1	A1	A1			
A2	A2	A2	A2	A2	A2			
А3	А3	А3	А3	А3	А3			
A4	A4	A4	A4	A4	A4			
A5	A5	A5	A5	A5	A5			
A6	A6	A6	A6	A6	A6			
A7	A7	A7	A7	A7	A7			
A8	A8	A8	A8	A8	A8			
A9	A9	A9	A9	A9	A9			
A10	A10	A10	A10	A10	A10			
A11	BS	A11	A11	A11	A11			
A12	-	BS0	BS0	A12	A12			
A13	_	BS1	BS1	BS0	BS0			
A14	_	_	_	BS1	BS1			
A15	_	_	_	_	_			
SDCS	cs	CS	cs	CS	cs			
SDLUDQM	UDQM	UDQM	UDQM	UDQM	UDQM			
SDLLDQM	LDQM	LDQM	LDQM	LDQM	LDQM			
SDRAS	RAS	RAS	RAS	RAS	RAS			
SDCAS	CAS	CAS	CAS	CAS	CAS			
SDWE	WE	WE	WE	WE	WE			
SDCKE	CKE	CKE	CKE	CKE	CKE			
SDCLK	CLK	CLK	CLK	CLK	CLK			
SDACR	00:	00:	01:	01:	10:			
<smuxw></smuxw>	TypeA	ТуреА	ТуреВ	ТуреВ	TypeC			

: Command address pin of SDRAM




Figure 3.10.10 An Example of Connections between TMP92CZ26A and SDRAM

**TOSHIBA** 

### 3.10.3 An Example of Calculating HDMA Transfer Time

The following shows an example of calculating the HDMA transfer time when SDRAM is used as the transfer source.

#### 1) Transfer from SDRAM to internal SRAM

#### Conditions:

System clock (fsys) : 60 MHz

SDRAM read cycle : Full page (5-1-1-1), 16-bit data bus

16-bit data bus

SDRAM Auto Refresh interval : 936 states (15.6 µs)

Internal RAM write cycle : 1 state, 32-bit data bus

Number of bytes to transfer : 512 bytes

### Calculation example:

Transfer time =  $(SDRAM \text{ read time} + SRAM \text{ write time}) \times transfer count$ 

- + (SDRAM burst start + stop time)
- + (Precharge time + Auto Refresh time) × Auto Refresh count
- (a) Read/write time

(SDRAM read 1 state  $\times$  2 + Internal RAM write 1 state)  $\times$  512 bytes/4 bytes

- =  $384 \text{ states} \times 1/60 \text{ MHz}$
- $= 6.4 \mu s$
- (b) Burst start/stop time

Start (TRCD: 2CLK) 5 states + Stop 2 states

- = 7states/60 MHz
- $= 0.117 \mu s$

### (c) Auto Refresh time

Based on the above (a), Auto Refresh occurs once or zero times in 384 states. It is assumed that Auto Refresh occurs once here.

```
(Precharge (TRP: 2CLK) 2 states + AREF (TRC: 5CLK) 5 states) \timesAREF once = 7 states \times 1/60 MHz
```

 $= 0.117 \mu s$ 

Total transfer time = (a) + (b) + (c)   
= 
$$6.4~\mu s + 0.117~\mu s + 0.117~\mu s$$
   
=  $6.634~\mu s$ 

## 3.10.4 Considerations for Using the SDRAMC

This section describes the points that must be taken into account when using the SDRAMC. Please carefully read the following to ensure proper use of the SDRAMC.

#### 1) WAIT access

When SDRAM is used, the following restriction applies to memory access to other than the SDRAM.

In the external WAIT pin input setting of the memory controller, the maximum external WAIT period that can be set is limited to "Auto Refresh interval × 8190".

2) Execution of the Self Refresh Entry, Initialization Sequence, or Precharge All command before the HALT instruction

Execution of the commands issued by the SDRAMC (Self Refresh Entry, Initialization Sequence, Precharge All) requires several states after the SDCMM register is set.

Therefore, to execute the HALT instruction after one of these commands, be sure to insert at least 10 bytes of NOP or other instructions.

### 3) Auto Refresh interval setting

When SDRAM is used, the system clock frequency must be set to satisfy the minimum operation frequency and minimum Auto Refresh interval of the SDRAM to be used.

In a system in which SDRAM is used and the clock is geared up and down, the Auto Refresh interval must be set carefully.

Before changing the Auto Refresh interval, ensure that SDRCR<SRC> is set to "0" to disable the Auto Refresh function.

# 4) Changing SFR settings

Before changing the settings of the SDACR<SPRE> and SDCISR registers, ensure that the SDRAMC is disabled (SDACR<SMAC> ="0").

# 5) Disabling the SDRAMC

LD

LOOP:

Set the following procedure, when disable the SDRAMC.

LD (SDCMM),0x02 Issue to All Bank Precharge

A,(SDCMM) CP A,0x00 Palling it until the All Bank Precharge command is

finished

Read SDCMM

JΡ NZ,LOOP

LD (SDACR),0x00 Stop the SDRAM controller

# 3.11 NAND Flash Controller (NDFC)

#### 3.11.1 Features

The NAND Flash Controller (NDFC) is provided with dedicated pins for connecting with NAND Flash memory.

The NDFC also has an ECC calculation function for error correction and supports two types of ECC calculation methods. The ECC calculation method using Hamming codes can be used for NAND Flash memory of SLC (Single Level Cell) type and is capable of detecting a single-bit error for every 256 bytes. The ECC calculation method using Reed-Solomon codes can be used for NAND Flash memory of MLC (Multi Level Cell) type and is capable of detecting four error addresses for every 518 bytes.

Although the NDFC has two channels (channel 0, channel 1), all pins except for Chip Enable are shared between the two channels. Only the operation of channel 0 is explained here.

The NDFC has the following features:

- 1) Controls the NAND Flash memory interface through registers.
- 2) Supports 8-bit and 16-bit NAND Flash memory devices.
- 3) Supports page sizes of 512 bytes and 2048 bytes.
- 4) Supports large-capacity block sizes over 256 Kbytes.
- 5) Includes an ECC generation circuit using Hamming codes (for SLC type).
- 6) Includes a 4-address (4-byte) error detection circuit using Reed-Solomon coding/encoding techniques (for MLC type).

Note 1: The  $\overline{WP}$  (Write Protect) pin of NAND Flash is not supported. If this function is needed, prepare it on an external circuit.

Note 2: The two channels cannot be accessed simultaneously. It is necessary to switch between the two channels.

# 3.11.1 Block Diagram

# NAND Flash Controller Channel 0 (NDFC0)




Figure 3.11.1 Block Diagram for NAND Flash Controller

## 3.11.2 Operation Description

### 3.11.2.1 Accessing NAND Flash Memory

The NDFC accesses data on NAND Flash memory indirectly through its internal registers. This section explains the operations for accessing the NAND Flash.

Since no dedicated sequencer is provided for generating commands to the NAND Flash, the levels of the NDCLE, NDALE, and  $\overline{\text{NDCE}}$  pins must be controlled by software.





Figure 3.11.2 Basic Timing for Accessing NAND Flash

The  $\overline{\text{NDRE}}$  and  $\overline{\text{NDWE}}$  signals are explained next. Write and read operations to and from the NAND Flash are performed through the ND0FDTR register. The actual write operation completes not when the ND0FDTR register is written to but when the data is written to the external NAND Flash. Likewise, the actual read operation completes not when the ND0FDTR register is read but when the data is read from the external NAND Flash.

At this time, the Low and High widths of  $\overline{\text{NDRE}}$  and  $\overline{\text{NDWE}}$  can be adjusted according to the CPU operating speed (fsys) and the access time of the NAND Flash. (For details, refer to the electrical characteristics.)

The following shows an example of accessing the NAND Flash in 6 clocks by setting NDFMCR0<SPLW1:0>=2 and NDFMCR0<SPHW1:0>=2. (In write cycles, the data drive time also becomes longer.)



## 3.11.3 ECC Control

NAND Flash memory devices may inherently include error bits. It is therefore necessary to implement the error correction processing using ECC (Error Correction Code).

Figure 3.11.4 shows a basic flowchart for ECC control.




Figure 3.11.4 Basic Flow of ECC Control

#### Write:

- 1. When data is written to the actual NAND Flash memory, the ECC generator in the NDFC simultaneously generates ECC for the written data.
- 2. The ECC is written to the redundant area in the NAND Flash separately from the valid data.

#### Read:

- 1. When data is read from the actual NAND Flash memory, the ECC generator in the NDFC simultaneously generates ECC for the read data.
- 2. The ECC for the written data and the ECC for the read data are compared to detect and correct error bits.

### 3.11.3.1 Differences between Hamming Codes and Reed-Solomon Codes

The NDFC includes an ECC generator supporting NAND Flash memory devices of SLC (or 2LC: two states) type and MLC (or 4LC: four states) type.

The ECC calculation using Hamming codes (supporting SLC) generates 22 bits of ECC for every 256 bytes of valid data and is capable of detecting and correcting a single-bit error for every 256 bytes. Error bit detection calculation and correction must be implemented by software. When using SmartMedia $^{\text{TM}}$ , Hamming codes should be used.

The ECC calculation using Reed-Solomon codes (supporting MLC) generates 80 bits of ECC for every 1 byte to 518 bytes of valid data and is capable of detecting and correcting error bits at four addresses for every 518 bytes. When using Reed-Solomon codes, error bit detection calculation is supported by hardware and only error bit correction needs to be implemented by software.

The differences between Hamming codes and Reed-Solomon codes are summarized in Table 3.11.1.

	3	
	Hamming	Reed-Solomon
Maximum number of correctable errors	1 bit	4 addresses (All the 8 bits at one address are correctable.)
Number of ECC bits	22 bits/256 bytes	80 bits/up to 518 bytes
Error bit detection method	Software	Hardware
Error bit correction method	Software	Software
Error bit detection time	Depends on the software to be used.	See the table below.
Others	Supports SmartMedia™.	-

Table 3.11.1 Differences between Hamming Codes and Reed-Solomon Codes

Number of Error Bits	Reed-Solomon Error Bit Detection Time (Unit: Clocks)	Notes
4	813 (max)	
3	648 (max)	These values indicate the total number of clocks for
2	358 (max)	detecting error bit(s) not including the register read/write
1	219 (max)	time by the CPU.
0	1	

#### 3.11.3.2 Error Correction Methods

### Hamming ECC

- The ECC generator generates 44 bits of ECC for a page containing 512 bytes of valid data. The error correction process must be performed in units of 256 bytes (22 bits of ECC). The following explains how to implement error correction on 256 bytes of valid data using 22 bits of ECC.
- If the NAND Flash to be used has a large-capacity page size (e.g. 2048 bytes), the error correction process must be repeated several times to cover the entire page.
- 1) The calculated ECC and the ECC in the redundant area are rearranged, respectively, so that the lower 2 bytes represent line parity (LPR15:0) and the upper 1 byte (of which the upper 6 bits are valid) represents column parity (CPR7:2).
- 2) The two rearranged ECCs are XORed.
- 3) If the XOR result is 0 indicating an ECC match, the error correction process ends normally (no error). If the XOR result is other than 0, it is checked whether or not the error data can be corrected.
- 4) If the XOR result contains only one ON bit, it is determined that a single-bit error exists in the ECC data itself and the error correction process terminates here (error not correctable).
- 5) If each pair of bits 0 to 21 of the XOR result is either 01B or 10B, it is determined that the error data is correctable and error correction is performed accordingly. If the XOR result contains either 00B or 11B, it is determined that the error data is not correctable and the error correction process terminates here.

	=		
	An Example of Correctable	An Example of Uncorrectable	
	XOR Result	XOR Result	
Hexadecimal	26a65a	2ea65a	
Binary			
	10 01 10 00 Column parity	Column parity	
	10 10 01 10 Line parity	10 10 01 10 Line parity	
	01 01 10 10	01 01 10 10	

6) The line and bit positions of the error are detected using the line parity and column parity of the XOR result, respectively. The error bit thus detected is then inverted. This completes the error correction process.

Example: When the XOR result is 26a65aH

Convert two bytes of line parity into one byte  $(10\rightarrow1, 01\rightarrow0)$ . Convert six bits of column parity into three bits  $(10\rightarrow1, 01\rightarrow0)$ .

Line parity:

\*Error at address 212

Column parity:

\*Error in bit 5

Based on the above, error correction is performed by inverting the data in bit 5 at address 212.

#### Reed-Solomon ECC

- The ECC generator generates 80 bits of ECC for up to 518 bytes of valid data. If the NAND Flash to be
  used has a large-capacity page size (e.g. 2048 bytes), the error correction process must be repeated
  several times to cover the entire page.
- Basically no calculation is needed for error correction. If error detection is performed properly, the NDFC
  only needs to refer to the error address and error bit. However, it may be necessary to convert the error
  address, as explained below.
- 1) If the error address indicated by the NDRSCAn register is in the range of 000H to 007H, this error exists in the ECC area and no correction is needed in this case.
  - (It is not able to correct the error in the ECC area. However, if the error exists in the ECC area, only 4symbol (include the error in the ECC area) can correct the error to this LSI. Please be careful.)
- 2) If the error address indicated by the NDRSCAn register is in the range of 008H to 20DH, the actual error address is obtained by subtracting this address from 20 DH.
  - (If the valid data is processed as 512 byte, the actual error address is obtained by subtracting this address from 207H when the error address in the range of 008H to 207H.)

#### Example 1:

NDRSCAn = 005H, NDRSCDn = 04H = 00000100B

As the error address (005H) is in the range of 000H to 007H, no correction is needed. (Although an error exists in bit 2, no correction is needed.)

#### Example 2:

NDRSCAn = 083H, NDRSCDn = 81H = 10000001B

The actual error address is obtained by subtracting 083H from 20DH. Thus, the error correction process inverts the data in bits 7 and 0 at address 18AH.

(If the valid data is 512 byte, the actual error address is obtained by subtracting 083H from 207H. Thus, the error correction process inverts the data in bits 7 and 0 at address 184H.)

Note: If the error address (after converted) is in the range of 000H to 007H, it indicates that an error bit exists in redundant area (ECC). In this case, no error correction is needed. If the number of error bits is not more than 4 symbols, Reed-Solomon codes calculate each error bit precisely even if it is the redundant area (ECC).

## 3.11.4 Description of Registers

NAND Flash Control 0 Register

NDFMCR0 (08C0H)

Read-modifywrite instructions cannot be used.

(08C1H)

Read-modifywrite instructions cannot be used.

NAIND Flash Control of Register								
	7	6	5	4	3	2	1	0
bit Symbol	WE	ALE	CLE	CE0	CE1	ECCE	BUSY	ECCRST
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	W
After reset	0	0	0	0	0	0	0	0
Function	WE enable 0: Disable 1: Enable	ALE control 0: "L" out 1: "H" out	CLE control 0: "L" out 1: "H" out	CE0 control 0: "H" out 1: "L" out	CE1 control 0: "H" out 1: "L" out	ECC circuit control 0: Disable 1: Enable	NAND Flash state 1: Busy 0: Ready	ECC reset control 0: – 1: Reset *Always read as "0".
	15	14	13	12	11	10	9	8
bit Symbol	SPLW1	SPLW0	SPHW1	SPHW0	RSECCL	RSEDN	RSESTA	RSECGW
Read/Write	R/W				W	R/W		
After reset	0	0	0	0	0	0	0	0
Function	Strobe pulse (Low_width NDWE) Inserted wid = (f <sub>SYS</sub> ) × (	of NDRE,	Strobe pulse width (High width of NDRE, NDWE)  Inserted width = $(f_{SYS}) \times (\text{set value})$		Reed- Solomon ECC latch 0: Disable 1: Enable	Reed- Solomon operation 0: Encode (Write) 1: Decode (Read)	Reed- Solomon error calculation start 0: – 1: Start *Always read as "0".	Reed- Solomon ECC generator write control 0: Disable 1: Enable

Figure 3.11.5 NAND Flash Mode Control 0 Register

## (a) <ECCRST >

The <ECCRST> bit is used for both Hamming and Reed-Solomon codes.


When NDFMCR1<ECCS>="0", setting this bit to "1" clears the Hamming ECC in the ECC generator. When NDFMCR1<ECCS>="1", setting this bit to "1" clears the Reed-Solomon ECC. Note that this bit is ineffective when NDFMCR0<ECCE>="0". Before writing to this bit, ensure that NDFMCR0<ECCE>="1".

### (b) <BUSY>

The <BUSY> bit is used for both Hamming and Reed-Solomon codes.

This bit is used to check the state of the NAND Flash memory (NDR/B pin). It is set to "1" when the NAND Flash is "busy" and to "0" when it is "ready".

Since the NDFC incorporates a noise filter of several states, a change in the NDR/B pin state is reflected on the <BUSY> flag after some delay. It is therefore necessary to inert a delay time by software (e.g. ten NOP instructions) before checking this flag.



### (c) <ECCE>

The <ECCE> bit is used for both Hamming and Reed-Solomon codes.

This bit is used to enable or disable the ECC generator. To reset the ECC in the ECC generator (to set <ECCRST> to "1"), the ECC generator must be enabled (<ECCE> = "1").

#### (d) <CE1:0>, <CLE>, <ALE>

The <CE1:0>, <CLE>, and <ALE> bits are used for both Hamming and Reed-Solomon codes to control the pins of the NAND Flash memory.

#### (e) <WE>

The <WE> bit is used for both Hamming and Reed-Solomon codes to enable or disable write operations.

### (f) <RSECGW>

The <RSECGW> bit is used only for Reed-Solomon codes. When Hamming codes are used, this bit should be set to "0".

Since valid data and ECC are processed differently, the NDFC needs to know whether valid data or ECC is to be read. This control is implemented by software using this bit.

To read valid data from the NAND Flash, set <RSECGW> to "0". To read ECC written in the redundant area in the NAND Flash, set <RSECGW> to "1".

- Note 1: Valid data and ECC cannot be read continuously by DMA transfer. After valid data has been read, DMA transfer should be stopped once to change the <RSECGW> bit from "0" to "1" before ECC can be read.
- Note 2: Immediately after ECC is read from the NAND Flash, the NAND Flash access operation or error bit calculation cannot be performed for a duration of 20 system clocks (f<sub>SYS</sub>). It is necessary to insert 20 NOP instructions or the like.

#### (g) <RSESTA>

The <RSESTA> bit is used only for Reed-Solomon codes.

The error address and error bit position are calculated using an intermediate code generated from the ECC for written data and the ECC for read data. Setting <RSESTA> to "1" starts this calculation.

#### (h) <RSEDN>

The <RSEDN> bit is used only for Reed-Solomon codes. When using Hamming codes, this bit should be set to "0".

For a write operation, this bit should be set to "0" (encode) to generate ECC. The ECC read from the NDECCRDn register is written to the redundant area in the NAND Flash. For a read operation, this bit should be set to "1" (decode). In this case, valid data is read from the NAND Flash and the ECC written in the redundant area is also read to generate an intermediate code for calculating the error address and error bit position.

#### (i) <RSECCL>


The <RSECCL> bit is used only for Reed-Solomon codes. When using Hamming codes, this bit should be set to "0".

The Reed-Solomon processing unit is comprised of two elements: an ECC generator and an ECC calculator. The latter is used to calculate the error address and error bit position.

The error address and error bit position are calculated using an intermediate code generated from the ECC for written data and the ECC for read data. At this time, no special care is needed if ECC generation and error calculation are performed serially. If these operations need to be performed parallely, the intermediate code used for error calculation must be latched while the calculation is being performed. The <RSECCL> bit is provided to enable this latch operation.

When <RSECCL> is set to "1", the intermediate code is latched so that the ECC generator can generate the ECC for another page without problem while the ECC calculator is calculating the error address and error bit position. At this time, the ECC generator can perform both encode (write) and decode (read) operations.

When <RSECCL> is set to "0", the latch is released and the contents of the ECC calculator are updated as the data in the ECC generator is updated.



#### (j) <SPHW1:0>

The <SPHW1:0> bits are used for both Hamming and Reed-Solomon codes.

These bits are used to specify the High width of the  $\overline{\text{NDRE}}$  and  $\overline{\text{NDWE}}$  signals. The High width to be inserted is obtained by multiplying the value set in these bits by  $f_{SYS}$ .

### (k) <SPLW1:0>

The <SPLW1:0> bits are used for both Hamming and Reed-Solomon codes.

These bits are used to specify the Low width of the  $\overline{\text{NDRE}}$  and  $\overline{\text{NDWE}}$  signals. The Low width to be inserted is obtained by multiplying the value set in these bits by f<sub>SYS</sub>.

### NAND Flash Control 1 Register

NDFMCR1 (08C2H)

	7	6	5	4	3	2	1	0
bit Symbol	INTERDY	INTRSC				BUSW	ECCS	SYSCKE
Read/Write	R/W	R/W				R/W	R/W	R/W
After reset	0	0				0	0	0
Function	Ready interrupt 0: Disable 1: Enable	Reed- Solomon calculation end interrupt 0: Disable 1: Enable				Data bus width 0: 8-bit 1: 16-bit	ECC calculation  0:Hamming 1: Reed-Solomon	Clock control 0: Disable 1: Enable
	15	14	13	12	11	10	9	8
bit Symbol	STATE3	STATE2	STATE1	STATE0	SEER1	SEER0		
Read/Write	R							
After reset	0	0	0	0	Undefined	Undefined		
Function	Status read (See the table below.)							

(08C3H)

Table 3.11.2 Reed-Solomon Calculation Result Status Table

STATE<3:0>	Meaning			
0000	Calculation ended 0 (No error)			
0001	Calculation ended 1(5 or more symbols in error; not correctable)			
0010	Calculation ended 2 (Error found)			
0011				
0100~1111	Calculation in progress			

Note: The <STATE3:0> value becomes effective after the calculation has started.

SEER<1:0>	Meaning
00	1-address error
01	2-address error
10	3-address error
11	4-address error

Note: The <SEER1:0> value becomes effective after the calculation has ended.

## (a) <SYSCKE>

The <SYSCKE> bit is used for both Hamming and Reed-Solomon codes.

When using the NDFC, this bit must be set to "1" to enable the system clock. When not using the NDFC, power consumption can be reduced by setting this bit to "0".

### (b) <ECCS>

The <ECCS> bit is used to select whether to use Hamming codes or Reed-Solomon codes. This bit is set to "0" for using Hamming codes and to "1" for using Reed-Solomon codes. It is also necessary to set this bit for clearing ECC.

# (c) <BUSW>

The <BUSW> bit is used for both Hamming and Reed-Solomon codes.

This bit specifies the bus width of the NAND Flash to be accessed ("0" = 8 bits, "1" = 16 bits). No other setting is required in the memory controller.

### (d) <INTRSC>

The <INTRSC> bit is used only for Reed-Solomon codes. When using Hamming codes, this bit should be set to "0".

This bit is used to enable or disable the interrupt to be generated when the calculation of error address and error bit position has ended.

The interrupt is enabled when this bit is set to "1" and disabled when "0".

### (e) <INTRDY>

The <INTRDY> bit is used for both Hamming and Reed-Solomon codes.

This bit is used to enable or disable the interrupt to be generated when the status of the NDR/B pin of the NAND Flash changes from "busy" (0) to "ready" (1). The interrupt is enabled when this bit is set to "1" and disabled when "0".

### (f) <STATE3:0>, <SEER1:0>

The <STATE3:0> and <SEER1:0> bits are used only for Reed-Solomon codes. When using Hamming codes, they have no meaning.

These bits are used as flags to indicate the result of error address and error bit calculation. For details, see Table 3.11.2.

			NAN	D Flash Da	ata Regist	er 0					
		7	6	5	4	3	2	1	0		
)	bit Symbol	D7	D6	D5	D4	D3	D2	D1	D0		
)	Read/Write				R/	W					
	After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined		
	Function			NAI	ND Flash Da	ta Register (	7-0)				
		15	14	13	12	11	10	9	8		
)	bit Symbol	D15	D14	D13	D12	D11	D10	D9	D8		
,		R/W									
	Read/Write				R/	W					
	Read/Write After reset	Undefined	Undefined	Undefined	R/ Undefined	W Undefined	Undefined	Undefined	Undefined		
		Undefined	Undefined		Undefined			Undefined	Undefined		

NAND Flash Data Register 1

NDFDTR1 (1FF2H)

NDFDTR0 (1FF0H)

(1FF1H)

	7	6	5	4	3	2	1	0					
bit Symbol	D7	D6	D5	D4	D3	D2	D1	D0					
Read/Write	R/W												
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined					
Function			NAI	ND Flash Da	ta Register (7	7-0)							
	15	14	13	12	11	10	9	8					
bit Symbol	D15	D14	D13	D12	D11	D10	D9	D8					
Read/Write				R/	W								
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined					
Function	NAND Flash Data Register (15-8)												

(1FF3H)

Note: Although these registers allow both read and write operations, no flip-flop is incorporated. Since write and read operations are performed in different manners, it is not possible to read out the data that has been just written.

Figure 3.11.6 NAND Flash Data Registers (NDFDTR0, NDFDTR1)

Write and read operations to and from the NAND Flash memory are performed by accessing the NDFDTR0 register. When you write to this register, the data is written to the NAND Flash. When you read from this register, the data is read from the NAND Flash. The NDFDTR0 register is used for both channel 0 and channel 1.

A total of 4 bytes are provided as data registers to enable 4-byte DMA transfer. For example, 4 bytes of data can be transferred from 32-bit internal RAM to 8-bit NAND Flash memory by DMA operation by setting the destination address as NDFDTR0. (NDFDTR1 cannot be set as the destination address.) The actual DMA operation is performed by first reading 4 bytes from the internal RAM and then writing 1 byte to the NAND Flash four times from the lowest address.

To access data in the NAND Flash, be sure to access NDFDTR0 (at address 1FF0). For details, see Table 3.11.3.

Table 3.11.3 How to Access the NAND Flash Data Register

### Write

Access Data Size	Example of instruction	8-bit NAND Flash	16-bit NAND Flash
1-byte access	ld (0x1FF0),a	Supported	Not supported
2-byte access	ld (0x1FF0),wa	Supported	Supported
4-byte access	ld (0x1FF0),xwa	Supported	Supported

### Read

Access Data Size	Example of instruction	8-bit NAND Flash	16-bit NAND Flash
1-byte access	ld a,(0x1FF0)	Supported	Not supported
2-byte access	ld wa,(0x1FF0)	Supported	Supported
4-byte access	ld xwa,(0x1FF0)	Supported	Supported

			NANI	D Flash E	C Regist	er O			
		7	6	5	4	3	2	1	0
NDECCRD0	bit Symbol	ECCD7	ECCD6	ECCD5	ECCD4	ECCD3	ECCD2	ECCD1	ECCD0
(08C4H)	Read/Write				F	₹		•	
	After reset	0	0	0	0	0	0	0	0
	Function			IAN	ND Flash EC	C Register (7	7-0)		
		15	14	13	12	11	10	9	8
	bit Symbol	ECCD15	ECCD14	ECCD13	ECCD12	ECCD11	ECCD10	ECCD9	ECCD8
(220511)	Read/Write				F	₹			
(08C5H)	After reset	0	0	0	0	0	0	0	0
	Function					C Register (1	5-8)		
·			NANI	D Flash E	CC Regist	er 1			
		7	6	5	4	3	2	1	0
NDECCRD1	bit Symbol	ECCD7	ECCD6	ECCD5	ECCD4	ECCD3	ECCD2	ECCD1	ECCD0
(08C6H)	Read/Write				F	₹			
(,	After reset	0	0	0	0	0	0	0	0
	Function			NAI	ND Flash EC	C Register (	7-0)		
		15	14	13	12	11	10	9	8
	bit Symbol	ECCD15	ECCD14	ECCD13	ECCD12	ECCD11	ECCD10	ECCD9	ECCD8
(08C7H)	Read/Write				F	₹			
	After reset	0	0	0	0	0	0	0	0
	Function					C Register (1	5-8)		
ı			NAN	D Flash E	CC Regist				
		7	6	5	4	3	2	1	0
NDECCRD2	bit Symbol	ECCD7	ECCD6	ECCD5	ECCD4	ECCD3	ECCD2	ECCD1	ECCD0
(08C8H)	Read/Write				F	₹			
	After reset	0	0	0	0	0	0	0	0
	Function					C Register (			
		15	14	13	12	11	10	9	8
(000011)	bit Symbol	ECCD15	ECCD14	ECCD13	ECCD12	ECCD11	ECCD10	ECCD9	ECCD8
(08C9H)	Read/Write				F	2			
(08C9H)	Read/Write After reset	0	ECCD14	0	0 0	0	0	ECCD9	ECCD8 0
(08C9H)	Read/Write		0	0 NAN	0 ID Flash EC	0 C Register (1	0		
(08C9H)	Read/Write After reset	0	0 NANI	0 NAN D Flash E(	0 ID Flash ECC CC Regist	0 C Register (1 er 3	0 5-8)	0	0
	Read/Write After reset Function	7	0 NANI 6	0 NAN D Flash E0 5	0 ID Flash ECC CC Registe 4	0 C Register (1 er 3	0 5-8)	0	0
NDECCRD3	Read/Write After reset	0	0 NANI	0 NAN D Flash E(	0 ID Flash ECC CC Regist	0 C Register (1 er 3	0 5-8)	0	0
	Read/Write After reset Function bit Symbol Read/Write	7 ECCD7	0  NANI 6  ECCD6	0 NAN D Flash E0 5 ECCD5	0 ID Flash ECC CC Registo 4 ECCD4	R 0 C Register (1 er 3 3 ECCD3	0 5-8) 2 ECCD2	0 1 ECCD1	0 O ECCD0
NDECCRD3	Read/Write After reset Function bit Symbol Read/Write After reset	7	0 NANI 6	0 NAN D Flash E0 5 ECCD5	0 ID Flash ECC CC Registe 4 ECCD4 F	R 0 C Register (1 er 3 3 ECCD3 R 0	0 5-8) 2 ECCD2	0	0
NDECCRD3	Read/Write After reset Function bit Symbol Read/Write	0 7 ECCD7 0	0 NANI 6 ECCD6	0 NAN D Flash E0 5 ECCD5	0 ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash EC	R 0 C Register (1 er 3 3 ECCD3 R 0 C Register (7	0 5-8) 2 ECCD2 0	0 1 ECCD1	0 0 ECCD0
NDECCRD3	Read/Write After reset Function bit Symbol Read/Write After reset Function	0 7 ECCD7 0 15	0 NANI 6 ECCD6 0	0 NAN D Flash EG 5 ECCD5 0 NAI	0 ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash ECC 12	C Register (1 er 3 3 ECCD3 C Register (7 0 C Register (7	0 5-8) 2 ECCD2 0 7-0)	0 1 ECCD1 0	0 ECCD0 0
NDECCRD3 (08CAH)	Read/Write After reset Function bit Symbol Read/Write After reset Function bit Symbol	0 7 ECCD7 0	0 NANI 6 ECCD6	0 NAN D Flash E0 5 ECCD5	0 ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash ECC 12 ECCD12	O C Register (1 er 3 3 ECCD3 C Register (1 11 ECCD11	0 5-8) 2 ECCD2 0	0 1 ECCD1	0 0 ECCD0
NDECCRD3	Read/Write After reset Function bit Symbol Read/Write After reset Function bit Symbol Read/Write	0 7 ECCD7 0 15 ECCD15	0  NANI 6  ECCD6  0  14  ECCD14	0 NAN D Flash EC 5 ECCD5 0 NAI 13 ECCD13	0 ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash ECC 12 ECCD12	R 0 C Register (1 er 3 3 ECCD3 R 0 C Register (1 11 ECCD11	0 5-8) 2 ECCD2 0 7-0) 10 ECCD10	0 1 ECCD1 0 9 ECCD9	0 ECCD0 0 8 ECCD8
NDECCRD3 (08CAH)	Read/Write After reset Function bit Symbol Read/Write After reset Function bit Symbol Read/Write After reset	0 7 ECCD7 0 15	0 NANI 6 ECCD6 0	0 NAN D Flash E0 5 ECCD5  0 NAI 13 ECCD13	0 ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash ECC 12 ECCD12 F	R 0 C Register (1 er 3 3 ECCD3 R 0 C Register (7 11 ECCD11 R 0	0 5-8) 2 ECCD2 0 7-0) 10 ECCD10	0 1 ECCD1 0	0 ECCD0 0
NDECCRD3 (08CAH)	Read/Write After reset Function bit Symbol Read/Write After reset Function bit Symbol Read/Write	0 7 ECCD7 0 15 ECCD15	0  NANI 6  ECCD6  0  14  ECCD14	0 NAN D Flash E0 5 ECCD5  0 NAI 13 ECCD13	0 ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash ECC 12 ECCD12 F 0 ID Flash ECC	R 0 C Register (1 er 3 3 ECCD3 R 0 C Register (1 ECCD11 R 0 C Register (1	0 5-8) 2 ECCD2 0 7-0) 10 ECCD10	0 1 ECCD1 0 9 ECCD9	0 ECCD0 0 8 ECCD8
NDECCRD3 (08CAH)	Read/Write After reset Function bit Symbol Read/Write After reset Function bit Symbol Read/Write After reset	0 7 ECCD7 0 15 ECCD15	0  NANI 6 ECCD6  0  14 ECCD14	0 NAN D Flash E0 5 ECCD5  0 NAI 13 ECCD13  0 NAN D Flash E0	0 ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash ECC 12 ECCD12 F 0 ID Flash ECC CC Registe	Q 0 C Register (1 er 3 3 ECCD3 Q 0 C Register (1 ECCD11 Q 0 C Register (1 er 4	0 5-8) 2 ECCD2 0 7-0) 10 ECCD10	0 1 ECCD1 0 9 ECCD9	0 ECCD0 0 8 ECCD8
NDECCRD3 (08CAH) (08CBH)	Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function	0 7 ECCD7 0 15 ECCD15	0  NANI 6 ECCD6  0  14 ECCD14  0  NANI 6	0 NAN D Flash E0 5 ECCD5  0 NAI 13 ECCD13  0 NAN D Flash E0 5	O ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash ECC 12 ECCD12 F 0 ID Flash ECC CC Registe 4	R 0 C Register (1 er 3 3 ECCD3 R 0 C Register (7 11 ECCD11 R 0 C Register (1 er 4 3	0 5-8) 2 ECCD2 0 7-0) 10 ECCD10	0 1 ECCD1 0 9 ECCD9 0	0 ECCD0 0 8 ECCD8
NDECCRD3 (08CAH) (08CBH)	Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Dit Symbol	0 7 ECCD7 0 15 ECCD15	0  NANI 6 ECCD6  0  14 ECCD14	0 NAN D Flash E0 5 ECCD5 0 NAI 13 ECCD13 0 NAN D Flash E0	O ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash ECC 12 ECCD12 F 0 ID Flash ECC CC Registe 4 ECCD4	R 0 C Register (1 er 3 3 ECCD3 R 0 C Register (7 11 ECCD11 R 0 C Register (1 er 4 3 ECCD3	0 5-8) 2 ECCD2 0 7-0) 10 ECCD10	0 1 ECCD1 0 9 ECCD9	0 ECCD0 0 8 ECCD8
NDECCRD3 (08CAH) (08CBH)	Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function	0 7 ECCD7 0 15 ECCD15 0	0  NANI 6 ECCD6  0  14 ECCD14  0  NANI 6 ECCD6	0 NAN D Flash E0 5 ECCD5  0 NAI 13 ECCD13  0 NAN D Flash E0 5 ECCD5	0 ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash EC 12 ECCD12 F 0 ID Flash ECC CC Registe 4 ECCD4	Q 0 C Register (1 er 3 3 ECCD3 R 0 C Register (1 ECCD11 R 0 C Register (1 er 4 3 ECCD3 R	0 5-8) 2 ECCD2 0 7-0) 10 ECCD10 0 5-8)	0 1 ECCD1 0 9 ECCD9 0	0 ECCD0 0 8 ECCD8 0
NDECCRD3 (08CAH) (08CBH)	Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function	0 7 ECCD7 0 15 ECCD15	0  NANI 6 ECCD6  0  14 ECCD14  0  NANI 6	0 NAN D Flash E0 5 ECCD5  0 NAI 13 ECCD13  0 NAN D Flash E0 5 ECCD5	0 ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash EC 12 ECCD12 F 0 ID Flash ECC CC Registe 4 ECCD4 F 0 ID Flash ECC CC Registe 4 ECCD4 F 0	R 0 C Register (1 er 3 3 ECCD3 R 0 C Register (7 11 ECCD11 R 0 C Register (1 er 4 3 ECCD3 R 0	0 5-8)  2 ECCD2  0 7-0) 10 ECCD10  0 5-8)  2 ECCD2	0 1 ECCD1 0 9 ECCD9 0	0 ECCD0 0 8 ECCD8
NDECCRD3 (08CAH) (08CBH)	Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function	0 7 ECCD7 0 15 ECCD15 0 7 ECCD7	0  NANI 6 ECCD6  0  14 ECCD14  0  NANI 6 ECCD6	0 NAN D Flash EG 5 ECCD5  0 NAI 13 ECCD13  0 NAN D Flash EG 5 ECCD5	O ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash EC 12 ECCD12 F 0 ID Flash ECC CC Registe 4 ECCD4 F OND Flash ECC CC Registe 4 ECCD4 F OND Flash ECC	R 0 C Register (1 er 3 3 ECCD3 R 0 C Register (7 11 ECCD11 R 0 C Register (1 er 4 3 ECCD3 R 0 C Register (1 er 4 C Register (1 er 4 C Register (1 er 4 C Register (1	0 5-8)  2 ECCD2  0 7-0) 10 ECCD10  0 5-8)  2 ECCD2	0 1 ECCD1 0 9 ECCD9 0 1 ECCD1	0 ECCD0 0 8 ECCD8 0 0 ECCD0
NDECCRD3 (08CAH) (08CBH)	Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function	0 7 ECCD7 0 15 ECCD15 0 7 ECCD7 0	0  NANI 6 ECCD6  0  14 ECCD14  0  NANI 6 ECCD6  0  14	0 NAN D Flash E0 5 ECCD5  0 NAI 13 ECCD13  0 NAN D Flash E0 5 ECCD5	O ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash ECC 12 ECCD12 F 0 ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash ECC CC Registe 12 ECCD4 F 0 ND Flash ECC CC Registe 12	C Register (1 er 3 3 ECCD3 C Register (7 11 ECCD11 C Register (1 er 4 3 ECCD3 C Register (1 er 4 3 ECCD3 C Register (1 er 4 1 1 C Register (1 er 4 1 1 ECCD1	0 5-8)  2 ECCD2  0 7-0) 10 ECCD10  5-8)  2 ECCD2  0 7-0) 10	0 1 ECCD1 0 9 ECCD9 0 1 ECCD1 0	0 ECCD0 0 8 ECCD8 0 CCD0 0 8 8 8 8
NDECCRD3 (08CAH) (08CBH) NDECCRD4 (08CCH)	Read/Write After reset Function  bit Symbol Read/Write After reset Function	0 7 ECCD7 0 15 ECCD15 0 7 ECCD7	0  NANI 6 ECCD6  0  14 ECCD14  0  NANI 6 ECCD6	0 NAN D Flash EG 5 ECCD5  0 NAI 13 ECCD13  0 NAN D Flash EG 5 ECCD5	O ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash ECC 12 ECCD12 F 0 ID Flash ECC CC Registe 4 ECCD4 F 0 ND Flash ECC CC Registe 12 ECCD12 F 0 ND Flash ECC CC Registe 12 ECCD12 F 0 ND Flash ECC 12 ECCD12	0 C Register (1 er 3 3 ECCD3 R 0 C Register (1 er 4 3 ECCD3 R 0 C Register (1 er 4 3 ECCD3 R 0 C Register (1 er 4 1 ECCD11 R 0 C Register (1 er 4 1 ECCD11 R 0 ECCD3 R 0 C Register (1 er 4 1 ECCD11 R 0 ECCD11 ECCD11	0 5-8)  2 ECCD2  0 7-0) 10 ECCD10  0 5-8)  2 ECCD2	0 1 ECCD1 0 9 ECCD9 0 1 ECCD1	0 ECCD0 0 8 ECCD8 0 0 ECCD0
NDECCRD3 (08CAH) (08CBH)	Read/Write After reset Function  bit Symbol Read/Write After reset Function	7 ECCD7 0 15 ECCD15 0 7 ECCD7 0 15 ECCD7	0  NANI 6 ECCD6  0  14 ECCD14  0  NANI 6 ECCD6  0  14 ECCD14	0 NAN D Flash E0 5 ECCD5  0 NAI 13 ECCD13  0 NAN D Flash E0 5 ECCD5	O ID Flash ECC CC Registe 4 ECCD4 F O ND Flash ECC 12 ECCD12 F O ID Flash ECC CC Registe 4 ECCD4 F O ND Flash ECC CC Registe 12 ECCD12 F O ND Flash ECC T ECCD4 F O ND Flash ECC T ECCD4 F F O ND Flash ECC T ECCD12 F	0 C Register (1 er 3 3 ECCD3 R 0 C Register (1 er 4 3 ECCD3 R 0 C Register (1 er 4 3 ECCD3 R 0 C Register (1 er 4 1 ECCD11 R 0 C Register (1 er 4 1 ECCD11 R 0 C Register (1 er 4 1 ECCD11 R 0 C Register (1 er 4 1 er 4 1 er 4 er 4 er 4 er 4 er 4	0 5-8)  2 ECCD2  0 7-0) 10 ECCD10  5-8)  2 ECCD2	0 1 ECCD1 0 9 ECCD9 0 1 ECCD1 0 9 ECCD1	0 ECCD0 0 8 ECCD8 0 CCD0 0 ECCD0
NDECCRD3 (08CAH) (08CBH) NDECCRD4 (08CCH)	Read/Write After reset Function  bit Symbol Read/Write After reset Function	0 7 ECCD7 0 15 ECCD15 0 7 ECCD7 0	0  NANI 6 ECCD6  0  14 ECCD14  0  NANI 6 ECCD6  0  14	0 NAN D Flash E0 5 ECCD5  0 NAI 13 ECCD13  0 NAN D Flash E0 5 ECCD5	O ID Flash ECC CC Registe 4 ECCD4 F O ND Flash ECC 12 ECCD12 F O ID Flash ECC CC Registe 4 ECCD4 F O ND Flash ECC CC Registe 12 ECCD4 F O ND Flash ECC T O O O O D D D D D D D D D D D D D D D	0 C Register (1 er 3 3 ECCD3 R 0 C Register (1 er 4 3 ECCD3 R 0 C Register (1 er 4 3 ECCD3 R 0 C Register (1 er 4 1 ECCD11 R 0 C Register (1 er 4 1 ECCD11 R 0 ECCD3 R 0 C Register (1 er 4 1 ECCD11 R 0 ECCD11 ECCD11	0 5-8)  2 ECCD2  0 7-0) 10 ECCD10  5-8)  2 ECCD2  0 7-0) 10 ECCD10	0 1 ECCD1 0 9 ECCD9 0 1 ECCD1 0	0 ECCD0 0 8 ECCD8 0 CCD0 0 8 8 8 8

Figure 3.11.7 NAND Flash ECC Registers

The NAND Flash ECC register is used to read ECC generated by the ECC generator.

After valid data has been written to or read from the NAND Flash, setting NDFMCR0<ECCE> to "0" causes the corresponding ECC to be set in this register. (The ECC in this register is updated when NDFMCR0<ECCE> changes from "1" to "0".)

When Hamming codes are used, 22 bits of ECC are generated for up to 256 bytes of valid data. In the case of Reed-Solomon codes, 80 bits of ECC are generated for up to 518 bytes of valid data. A total of 80 bits of registers are provided, arranged as five 16-bit registers. These registers must be read in 16-bit units and cannot be accessed in 32-bit units.

After ECC calculation has completed, in the case of Hamming codes, the 16-bit line parity for the first 256 bytes is stored in the NDECCRD0 register, the 6-bit column parity for the first 256 bytes in the NDECCRD1 register (<ECCE7:2>), the 16-bit line parity for the second 256 bytes in the NDECCRD2 register, and the 6-bit column parity for the second 256 bytes in the NDECCRD3 register (<ECCD7:2>). In this case, the NDECCRD4 register is not used.

In the case of Reed-Solomon codes, 80 bits of ECC are stored in the NDECCRD0, NDECCRD1, NDECCRD2, NDECCRD3 and NDECCRD4 registers.

Note: Before reading ECC from the NAND Flash ECC register, be sure to set NDFMCR0<ECCE> to "0".

The ECC in the NAND Flash ECC register is updated when NDFMCR0<ECCE> changes from "1" to "0". Also note that when the ECC in the ECC generator is reset by NDFMCR0<ECCRST>, the contents of this register are not reset.

Register Name	Hamming	Reed-Solomon
NDECCRD0	[15:0] Line parity (for the first 256 bytes)	[15:0] Reed-Solomon ECC code 79:64
NDECCRD1	[7:2] Column parity (for the first 256 bytes)	[15:0] Reed-Solomon ECC code 63:48
NDECCRD2	[15:0] Line parity (for the second 256 bytes)	[15:0] Reed-Solomon ECC code 47:32
NDECCRD3	[7:2] Column parity (for the second 256 bytes)	[15:0] Reed-Solomon ECC code 31:16
NDECCRD4	Not in use	[15:0] Reed-Solomon ECC code 15:0

The table below shows an example of how ECC is written to the redundant area in the NAND Flash memory when using Reed-Solomon codes.

When using Hamming codes with SmartMedia<sup>TM</sup>, the addresses of the redundant area are specified by the physical format of SmartMedia<sup>TM</sup>. For details, refer to the SmartMedia<sup>TM</sup> Physical Format Specifications.

Register Name	Reed-Solomon	NAND Flash Address
NDECCRD0	[15:0]	Upper 8 bits [79:72]→ address 518
	Reed-Solomon ECC code 79:64	Lower 8 bits [71:64] → address 519
NDECCRD1	[15:0]	Upper 8 bits [63:56] → address 520
	Reed-Solomon ECC code 63:48	Upper 8 bits [55:48] → address 521
NDECCRD2	[15:0]	Upper 8 bits [47:40] → address 522
	Reed-Solomon ECC code 47:32	Lower 8 bits [39:32] → address 523
NDECCRD3	[15:0]	Upper 8 bits [31:24] → address 524
	Reed-Solomon ECC code 31:16	Lower 8 bits [23:16] → address 525
NDECCRD4	[15:0]	Upper 8 bits [15:8] → address 526
	Reed-Solomon ECC code 15:0	Lower 8 bits [7:0] → address 527

	NA	ND Flash	Reed-Solo	omon Calc	ulation Re	sult Addre	ss Registe	er	
		7	6	5	4	3	2	1	0
NDRSCA0	bit Symbol	RS0A7	RS0A6	RS0A5	RS0A4	RS0A3	RS0A2	RS0A1	RS0A0
(08D0H)	Read/Write				F	₹			
	After reset	0	0	0	0	0	0	0	0
	Function		NAND Fla	sh Reed-Sol	omon Calcul	ation Result	Address Reg	ister (7-0)	
		15	14	13	12	11	10	9	8
(08D1H)	bit Symbol		/					RS0A9	RS0A8
(002)	Read/Write							R	
	After reset							0	0
								NAND	Flash
	Function							Reed-S	
								Calculation	
		7	•	_	4	2	0	Address Re	
		7	6	5	4	3	2	1	0
NDRSCA1 (08D4H)	bit Symbol	RS1A7	RS1A6	RS1A5	RS1A4	RS1A3	RS1A2	RS1A1	RS1A0
(000411)	Read/Write	0	•	0	F		0	0	
	After reset	0	0	0	0	0	0	0	0
	Function	15				ation Result			8
	1::0 : :	15	14	13	12	11	10	9	
(08D5H)	bit Symbol		$\overline{}$					RS1A9	RS1A8
	Read/Write			//	//		//	R	
	After reset		_					0 NAND Fla	0
								Solomon (	
	Function							Result A	
								11000.17	
								Registe	er (9-8)
		7	6	5	4	3	2	Registe	er (9-8) O
NDRSCA2	bit Symbol	7 RS2A7	6 RS2A6	5 RS2A5	<b>4</b> RS2A4	3 RS2A3	2 RS2A2		
NDRSCA2 (08D8H)	bit Symbol Read/Write					RS2A3		1	0
					RS2A4	RS2A3		1	0
	Read/Write	RS2A7	RS2A6 0	RS2A5 0	RS2A4 F	RS2A3	RS2A2 0	1 RS2A1	0 RS2A0
	Read/Write After reset	RS2A7	RS2A6 0	RS2A5 0	RS2A4 F	RS2A3	RS2A2 0	1 RS2A1	0 RS2A0
(08D8H)	Read/Write After reset	RS2A7 0	RS2A6 0 NAND Fla	RS2A5 0 sh Reed-Sol	RS2A4 F 0 omon Calcul	RS2A3 R 0 ation Result	RS2A2 0 Address Reg	1 RS2A1 0 ister (7-0)	0 RS2A0 0
	Read/Write After reset Function	RS2A7 0	RS2A6 0 NAND Fla	RS2A5 0 sh Reed-Sol	RS2A4 F 0 omon Calcul	RS2A3 R 0 ation Result	RS2A2 0 Address Reg	1 RS2A1 0 ister (7-0) 9	0 RS2A0 0 8 RS2A8
(08D8H)	Read/Write After reset Function bit Symbol	RS2A7 0	RS2A6 0 NAND Fla	RS2A5 0 sh Reed-Sol	RS2A4 F 0 omon Calcul	RS2A3 R 0 ation Result	RS2A2 0 Address Reg	1 RS2A1 0 ister (7-0) 9 RS2A9	0 RS2A0 0 8 RS2A8
(08D8H)	Read/Write After reset Function bit Symbol Read/Write	RS2A7 0	RS2A6 0 NAND Fla	RS2A5 0 sh Reed-Sol	RS2A4 F 0 omon Calcul	RS2A3 R 0 ation Result	RS2A2 0 Address Reg	1 RS2A1 0 ister (7-0) 9 RS2A9	0 RS2A0 0 8 RS2A8
(08D8H)	Read/Write After reset Function bit Symbol Read/Write	RS2A7 0	RS2A6 0 NAND Fla	RS2A5 0 sh Reed-Sol	RS2A4 F 0 omon Calcul	RS2A3 R 0 ation Result	RS2A2 0 Address Reg	0 ister (7-0) 9 RS2A9 R 0 NAND Fla	0 RS2A0 0 8 RS2A8 0 ash Reed-Calculation
(08D8H)	Read/Write After reset Function bit Symbol Read/Write After reset	RS2A7 0	RS2A6 0 NAND Fla	RS2A5 0 sh Reed-Sol	RS2A4 F 0 omon Calcul	RS2A3 R 0 ation Result	RS2A2 0 Address Reg	1 RS2A1  0 ister (7-0) 9 RS2A9  R 0 NAND Flat Solomon C Result A	0 RS2A0 0 8 RS2A8 0 ash Reed-Calculation
(08D8H)	Read/Write After reset Function bit Symbol Read/Write After reset	0 15	0 NAND Fla 14	RS2A5  0 sh Reed-Sol 13	RS2A4  F 0 omon Calcul 12	RS2A3	RS2A2  0 Address Reg 10	1 RS2A1 0 ister (7-0) 9 RS2A9 R 0 NAND Fla Solomon C Result A Registe	0 RS2A0 0 8 RS2A8 0 ash Reed-Calculation Address er (9-8)
(08D8H)	Read/Write After reset Function bit Symbol Read/Write After reset Function	0 15 7	0 NAND Fla 14	RS2A5  0 sh Reed-Sol 13	RS2A4  F 0 omon Calcul 12	RS2A3  0 ation Result 11	RS2A2  0 Address Reg 10	0 ister (7-0) 9 RS2A9 R 0 NAND Fla Solomon C Result A Registe 1	0 RS2A0 0 8 RS2A8 0 ash Reed-Calculation Address er (9-8) 0
(08D8H)	Read/Write After reset Function bit Symbol Read/Write After reset Function bit Symbol	0 15	0 NAND Fla 14	RS2A5  0 sh Reed-Sol 13	RS2A4  F 0 omon Calcul 12  4 RS3A4	RS2A3  0 ation Result  11  3 RS3A3	RS2A2  0 Address Reg 10	1 RS2A1 0 ister (7-0) 9 RS2A9 R 0 NAND Fla Solomon C Result A Registe	0 RS2A0 0 8 RS2A8 0 ash Reed-Calculation Address er (9-8)
(08D8H) (08D9H)	Read/Write After reset Function bit Symbol Read/Write After reset Function bit Symbol Read/Write	7 RS3A7	RS2A6  0  NAND Fla  14  6  RS3A6	RS2A5  0 sh Reed-Sol 13  5 RS3A5	RS2A4  F 0 omon Calcul 12  4 RS3A4 F	RS2A3  0 ation Result  11  3 RS3A3	RS2A2  0 Address Reg 10  2 RS3A2	0 ister (7-0) 9 RS2A9 R 0 NAND Fla Solomon C Result A Registe 1 RS3A1	0 RS2A0 0 8 RS2A8 0 ash Reed-Calculation Address er (9-8) 0 RS3A0
(08D8H) (08D9H)	Read/Write After reset Function bit Symbol Read/Write After reset Function bit Symbol Read/Write After reset	0 15 7	RS2A6  0  NAND Flat 14  6  RS3A6	RS2A5  0 sh Reed-Sol 13  5 RS3A5	RS2A4  0 omon Calcul 12  4 RS3A4  F 0	RS2A3  0 ation Result 11  3 RS3A3	RS2A2  0 Address Reg 10  2 RS3A2	1 RS2A1  0 ister (7-0) 9 RS2A9  RS2A9  NAND Fla Solomon C Result A Registe 1 RS3A1	0 RS2A0 0 8 RS2A8 0 ash Reed-Calculation Address er (9-8) 0
(08D8H) (08D9H)	Read/Write After reset Function bit Symbol Read/Write After reset Function bit Symbol Read/Write	7 RS3A7	RS2A6  0  NAND Fla  14  6  RS3A6  0  NAND Fla	RS2A5  0 sh Reed-Sol 13  5 RS3A5  0 sh Reed-Sol	RS2A4  0 omon Calcul 12  4 RS3A4  F 0 omon Calcul	RS2A3  0 ation Result 11  3 RS3A3  R S3A3  ation Result	RS2A2  0 Address Reg 10  2 RS3A2  0 Address Reg	0 ister (7-0) 9 RS2A9  RS2A9  NAND Flate Solomon C Result A Register 1 RS3A1	0 RS2A0 0 8 RS2A8 0 ash Reed-Calculation Address er (9-8) 0 RS3A0
(08D8H) (08D9H)  NDRSCA3 (08DCH)	Read/Write After reset Function bit Symbol Read/Write After reset Function bit Symbol Read/Write After reset Function Function	7 RS3A7	RS2A6  0  NAND Flat 14  6  RS3A6	RS2A5  0 sh Reed-Sol 13  5 RS3A5	RS2A4  0 omon Calcul 12  4 RS3A4  F 0	RS2A3  0 ation Result 11  3 RS3A3	RS2A2  0 Address Reg 10  2 RS3A2	1 RS2A1  0 ister (7-0) 9 RS2A9  R 0 NAND Fla Solomon C Result A Registe 1 RS3A1  0 ister (7-0) 9	0 RS2A0 0 8 RS2A8 0 ash Reed-Calculation Address er (9-8) 0 RS3A0 0
(08D8H) (08D9H)	Read/Write After reset Function  bit Symbol Read/Write After reset  Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function	7 RS3A7	RS2A6  0  NAND Fla  14  6  RS3A6  0  NAND Fla	RS2A5  0 sh Reed-Sol 13  5 RS3A5  0 sh Reed-Sol	RS2A4  0 omon Calcul 12  4 RS3A4  F 0 omon Calcul	RS2A3  0 ation Result 11  3 RS3A3  R S3A3  ation Result	RS2A2  0 Address Reg 10  2 RS3A2  0 Address Reg	1 RS2A1  0 ister (7-0) 9 RS2A9  0 NAND Fla Solomon C Result A Registe 1 RS3A1  0 ister (7-0) 9 RS3A9	0 RS2A0 0 8 RS2A8 0 ash Reed-Calculation Address er (9-8) 0 RS3A0 0 8 RS3A0
(08D8H) (08D9H)  NDRSCA3 (08DCH)	Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function	7 RS3A7	RS2A6  0  NAND Fla  14  6  RS3A6  0  NAND Fla	RS2A5  0 sh Reed-Sol 13  5 RS3A5  0 sh Reed-Sol	RS2A4  0 omon Calcul 12  4 RS3A4  F 0 omon Calcul	RS2A3  0 ation Result 11  3 RS3A3  R S3A3  ation Result	RS2A2  0 Address Reg 10  2 RS3A2  0 Address Reg	1 RS2A1  0 ister (7-0) 9 RS2A9  R 0 NAND Fla Solomon C Result A Registe 1 RS3A1  0 ister (7-0) 9 RS3A9	0 RS2A0 0 8 RS2A8 0 ash Reed-Calculation Address er (9-8) 0 RS3A0 0 8 RS3A8
(08D8H) (08D9H)  NDRSCA3 (08DCH)	Read/Write After reset Function  bit Symbol Read/Write After reset  Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function	7 RS3A7	RS2A6  0  NAND Fla  14  6  RS3A6  0  NAND Fla	RS2A5  0 sh Reed-Sol 13  5 RS3A5  0 sh Reed-Sol	RS2A4  0 omon Calcul 12  4 RS3A4  F 0 omon Calcul	RS2A3  0 ation Result 11  3 RS3A3  R S3A3  ation Result	RS2A2  0 Address Reg 10  2 RS3A2  0 Address Reg	1 RS2A1  0 ister (7-0) 9 RS2A9  0 NAND Fla Solomon C Result A Registe 1 RS3A1  0 ister (7-0) 9 RS3A9	0 RS2A0 0 8 RS2A8 0 ash Reed-Calculation Address er (9-8) 0 RS3A0 0 8 RS3A8
(08D8H) (08D9H)  NDRSCA3 (08DCH)	Read/Write After reset Function  bit Symbol Read/Write After reset  Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function	7 RS3A7	RS2A6  0  NAND Fla  14  6  RS3A6  0  NAND Fla	RS2A5  0 sh Reed-Sol 13  5 RS3A5  0 sh Reed-Sol	RS2A4  0 omon Calcul 12  4 RS3A4  F 0 omon Calcul	RS2A3  0 ation Result 11  3 RS3A3  R S3A3  ation Result	RS2A2  0 Address Reg 10  2 RS3A2  0 Address Reg	1 RS2A1  0 ister (7-0) 9 RS2A9  R 0 NAND Fla Solomon ( Result A Registe 1 RS3A1  0 ister (7-0) 9 RS3A9  R	0 RS2A0 0 8 RS2A8 0 ash Reed-Calculation Address er (9-8) 0 RS3A0 0 8 RS3A8
(08D8H) (08D9H)  NDRSCA3 (08DCH)	Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function	7 RS3A7	RS2A6  0  NAND Fla  14  6  RS3A6  0  NAND Fla	RS2A5  0 sh Reed-Sol 13  5 RS3A5  0 sh Reed-Sol	RS2A4  0 omon Calcul 12  4 RS3A4  F 0 omon Calcul	RS2A3  0 ation Result 11  3 RS3A3  R S3A3  ation Result	RS2A2  0 Address Reg 10  2 RS3A2  0 Address Reg	0 ister (7-0) 9 RS2A9 R 0 NAND Fla Solomon C Result A Registe 1 RS3A1  0 ister (7-0) 9 RS3A9 R 0 NAND Fla Solomon C	0 RS2A0 0 8 RS2A8 0 ash Reed-Calculation Address er (9-8) 0 RS3A0 0 8 RS3A8

Figure 3.11.8 NAND Flash Reed-Solomon Calculation Result Address Register

If error is found at only one address, the error address is stored in the NDRSCA0 register. If error is found at two addresses, the NDRSCA0 and NDRSCA1 registers are used to store the error addresses. In this manner, up to four error addresses can be stored in the NDRSCA0 to NDRSCA3 registers.

The number of error addresses can be checked by NDFMCR1<SEER1:0>.

			NAND Flash	n Reed-Solon	non Calculat	ion Result Da	ata Register				
		7	6	5	4	3	2	1	0		
NDRSCD0	bit Symbol	RS0D7	RS0D6	RS0D5	RS0D4	RS0D3	RS0D2	RS0D1	RS0D0		
(08D2H)	Read/Write				F	}					
	After reset	0	0	0	0	0	0	0	0		
	Function		NAND Flash Reed-Solomon Calculation Result Data Register (7-0)								
		7	6	5	4	3	2	1	0		
NDRSCD1	bit Symbol	RS1D7	RS1D6	RS1D5	RS1D4	RS1D3	RS1D2	RS1D1	RS1D0		
(08D6H)	Read/Write				F	}					
	After reset	0	0	0	0	0	0	0	0		
	Function		NAND F	lash Reed-S	olomon Calc	ulation Resu	lt Data Regis	ster (7-0)			
		7	6	5	4	3	2	1	0		
NDRSCD2	bit Symbol	RS2D7	RS2D6	RS2D5	RS2D4	RS2D3	RS2D2	RS2D1	RS2D0		
(08DAH)	Read/Write				F	}					
	After reset	0	0	0	0	0	0	0	0		
	Function		NAND F	lash Reed-S	olomon Calc	ulation Resu	lt Data Regis	ster (7-0)			
		7	6	5	4	3	2	1	0		
NDRSCD3	bit Symbol	RS3D7	RS3D6	RS3D5	RS3D4	RS3D3	RS3D2	RS3D1	RS3D0		
(08DEH)	Read/Write				F	?					
	After reset	0	0	0	0	0	0	0	0		
	Function		NAND F	lash Reed-S	olomon Calc	ulation Resu	lt Data Regis	ster (7-0)			

Figure 3.11.9 NAND Flash Reed-Solomon Calculation Result Data Register

If error is found at only one address, the error data is stored in the NDRSCD0 register. If error is found at two addresses, the NDRSCD0 and NDRSCD1 registers are used to store the error data. In this manner, the error data at up to four addresses can be stored in the NDRSCD0 to NDRSCD3 registers.

The number of error addresses can be checked by NDFMCR1<SEER1:0>.

### 3.11.5 An Example of Accessing NAND Flash of SLC Type

1.

2.

```
Initialization
; ***** Initialize NDFC *****
        Conditions: 8-bit bus, CE0, SLC, 512 (528) bytes/page, Hamming codes
        ld
                 (ndfmcr1),0001h; 8-bit bus, Hamming ECC, SYSCK-ON
                 (ndfmcr0),2000h; SPLW1:0=0, SPHW1:0=2
        ld
Write
Writing valid data
; ***** Write valid data****
        ldw
                 (ndfmcr0),2010h ; CE0 enable
                 (ndfmcr0),20B0h ; WE enable, CLE enable
        ldw
        ld
                 (ndfdtr0),80h
                                   ; Serial input command
        ldw
                 (ndfmcr0),20D0h ; ALE enable
        ld
                 (ndfdtr0),xxh
                                   ; Address write (3 or 4 times)
        ldw
                 (ndfmcr0),2095h ; Reset ECC, ECCE enable, CE0 enable
        ld
                 (ndfdtr0),xxh
                                   ; Data write (512 times)
Generating ECC
                   Reading ECC
; ***** Read ECC *****
                 (ndfmcr0),2010h ; ECC circuit disable
        ldw
                                  ; Read ECC from internal circuit
        ldw
                 xxxx,(ndeccrd0)
                 1'st Read:
                                   D15-0 > LPR15:0
                                                             For first 256 bytes
        ldw
                 xxxx,(ndeccrd1)
                                   ; Read ECC from internal circuit
                                   D15-0 > FFh+CPR5:0+11b For first 256 bytes
                 2'nd Read:
        ldw
                 xxxx,(ndeccrd0)
                                  ; Read ECC from internal circuit
                 3'rd Read:
                                   D15-0 > LPR15:0
                                                             For second 256 bytes
        ldw
                 xxxx,(ndeccrd1)
                                   ; Read ECC from internal circuit
                 4'th Read:
                                   D15-0 > FFh+CPR5:0+11b For second 256 bytes
Writing ECC to NAND Flash
; ***** Write dummy data & ECC*****
                 (ndfmcr0),2090h ; ECC circuit disable, data write mode
        ldw
        ld
                 (ndfdtr0),xxh
                                   ; Redundancy area data write (16 times)
                 Write to D520:
                                   LPR7:0
                                                    > D7-0 For second 256 bytes
                 Write to D521:
                                   LPR15:8
                                                    > D7-0
                                                             For second 256 bytes
                 Write to D522:
                                                    > D7-0 For second 256 bytes
                                   CPR5:0+11b
                 Write to D525:
                                   LPR7:0
                                                    > D7-0 For first 256 bytes
                 Write to D526:
                                                    > D7-0 For first 256 bytes
                                   LPR15:8
                 Write to D527:
                                   CPR5:0+11b
                                                    > D7-0
                                                             For first 256 bytes
```

```
Executing page program
; ***** Set auto page program*****
        ldw
                 (ndfmcr0),20B0h ; WE enable, CLE enable
        ld
                 (ndfdtr0),10h
                                  ; Auto page program command
        ldw
                 (ndfmcr0),2010h ; WE disable, CLE disable
        Wait setup time (from Busy to Ready)
                 1. Flag polling
                 2. Interrupt
Reading status
; ***** Read Status*****
                 (ndfmcr0),20B0h ; WE enable, CLE enable
        ldw
        ld
                 (ndfdtr0),70h
                                  ; Status read command
                 (ndfmcr0),2010h ; WE disable, CLE disable
        ldw
        ld
                                  ; Status read
                 xx,(ndfdtr0)
```

#### 3. Read

```
Reading valid data
; **** Read valid data****
         ldw
                  (ndfmcr0),2010h ; CE0 enable
        ldw
                  (ndfmcr0),20B0h ; WE enable, CLE enable
        ld
                  (ndfdtr0),00h
                                   ; Read command
         ldw
                  (ndfmcr0),20D0h; ALE enable
        ld
                  (ndfdtr0),xxh
                                   ; Address write (3 or 4 times)
         Wait setup time (from Busy to Ready)
                  1. Flag polling
                  2. Interrupt
        ldw
                  (ndfmcr0),2015h ; Reset ECC, ECCE enable, CE0 enable
         ld
                  xx,(ndfdtr0)
                                   : Data read (512 times)
         ldw
                  (ndfmcr0),2010h ; ECC circuit disable
         ld
                                   ; Redundancy data read (8 times)
                  xx,(ndfdtr0)
         ld
                  xx,(ndfdtr0)
                                   : ECC data read (3 times)
         ld
                  xx,(ndfdtr0)
                                   ; Redundancy data read (2 times)
         ld
                                   ; ECC data read (3 times)
                  xx,(ndfdtr0)
Generating ECC
                   Reading ECC
; ***** Read ECC *****
                  (ndfmcr0),2010h ; ECC circuit disable
         ldw
         ldw
                  xxxx,(ndeccrd0)
                                   ; Read ECC from internal circuit
                  1'st Read:
                                   D15-0 > LPR15:0
                                                              For first 256 bytes
         ldw
                  xxxx,(ndeccrd1)
                                   ; Read ECC from internal circuit
                  2'nd Read:
                                   D15-0 > FFh+CPR5:0+11b For first 256 bytes
         ldw
                  xxxx,(ndeccrd0)
                                   ; Read ECC from internal circuit
                  3'rd Read:
                                   D15-0 > LPR15:0
                                                               For second 256 bytes
         ldw
                  xxxx,(ndeccrd1)
                                   ; Read ECC from internal circuit
```

### Software processing

4'th Read:

The ECC data generated for the read operation and the ECC in the redundant area in the NAND Flash are compared. If any error is found, the error processing routine is performed to correct the error data. For details, see 3.11.3.2 "Error Correction Methods".

D15-0 > FFh+CPR5:0+11b For second 256 bytes

### 4. ID Read

The ID read routine is as follows:

ldw (ndfmcr0),20B0h; WE Enable, CLE enable
ld (ndfdtr0),90h; Write ID read command
ldw (ndfmcr0),20D0h; ALE enable, CLE disable
ld (ndfdtr0),00h; Write 00
ldw (ndfmcr0),2010h; WE disable, CLE disable
ld xx,(ndfdtr0); Read 1'st ID maker code

ld xx,(ndfdtr0) ; Read 2'nd ID device code

92CZ26A-260

1.

2.

3.11.6 An Example of Accessing NAND Flash of MLC Type (When the valid data is processed as 518byte)

```
Initialization
; ***** Initialize NDFC *****
         Conditions: 16-bit bus, CE1, MLC, 2048 (2112) bytes/page, Reed-Solomon codes
         ld
                  (ndfmcr1),0007h ; 16-bit bus, Reed-Solomon ECC, SYSCK-ON
         ld
                  (ndfmcr0),5000h; SPLW1:0=1, SPHW1:0=1
Write
Writing valid data
; ***** Write valid data****
         ldw
                  (ndfmcr0),5008h; CE1 enable
         ldw
                  (ndfmcr0),50A8h ; WE enable, CLE enable
         ldw
                  (ndfdtr0),0080h; serial input command
                  (ndfmcr0),50C8h; ALE enable
         ldw
                  (ndfdtr0),00xxh; Address write (4 or 5 times)
         ldw
                  (ndfmcr0),508Dh; Reset ECC code, ECCE enable
         ldw
                  (ndfdtr0),xxxxh ; Data write (259-times/:518byte)
         ldw
                                               (256-times/512byte)
Generating ECC
                   Reading ECC
; ***** Read ECC *****
                  (ndfmcr0),5008h ; ECC circuit disable
         ldw
         ldw
                  (ndfmcr0),50A8h ; WE enable, CLE enable
         ldw
                  (ndfdtr0),0080h ; serial input command
         ldw
                  (ndfmcr0),50C8h; ALE enable
                                  ; Address write (4 or 5 times)
         ldw
                  (ndfdtr0),00xxh
         ldw
                  xxxx,(ndeccrd0)
                                   ; Read ECC from internal circuit
                  Read:
                          D79-64
         ldw
                  xxxx,(ndeccrd1)
                                   ; Read ECC from internal circuit
                  Read:
                          D63-48
         ldw
                  xxxx,(ndeccrd2)
                                   ; Read ECC from internal circuit
                  Read:
                          D47-32
         ldw
                  xxxx,(ndeccrd3)
                                   ; Read ECC from internal circuit
                  Read:
                          D31-16
         ldw
                                   ; Read ECC from internal circuit
                  xxxx,(ndeccrd4)
```

D15-0

Read:

```
Writing ECC to NAND Flash
; ***** Write dummy data & ECC *****
        ldw
                 (ndfmcr0),5088h ; ECC circuit disable, data write mode
        ldw
                 (ndfdtr0),xxxxh
                                  ; Redundancy area data write
                 Write to 207-206hex address:
                                                    > D79-64
        ldw
                 (ndfdtr1),xxxxh
                                  ; Redundancy area data write
                 Write to 209-208hex address:
                                                    > D63-48
        ldw
                 (ndfdtr0),xxxxh
                                  ; Redundancy area data write
                 Write to 20B-20Ahex address:
                                                    > D47-32
        ldw
                 (ndfdtr1),xxxxh ; Redundancy area data write
                 Write to 20D-20Chex address:
                                                    > D31-16
        ldw
                 (ndfdtr0),xxxxh
                                  ; Redundancy area data write
                 Write to 20F-20Ehex address:
                                                    > D15-0
        The write operation is repeated four times to write 2112 bytes.
Executing page program
; ***** Set auto page program*****
        ldw
                 (ndfmcr0),50A8h ; WE enable, CLE enable
        ldw
                 (ndfdtr0),0010h ; Auto page program command
                 (ndfmcr0),5008h ; WE disable, CLE disable
        ldw
        Wait set up time (from Busy to Ready)
                 1. Flag polling
                 2. Interrupt
```

In case of LB type NANDF, programming page size is normally each 2112 bytes and ECC calculation is processed each 518 (512) bytes. Please take care of programming flow. In details, refer the NANDF memory specifications.

# Reading status ; \*\*\*\*\* Read status\*\*\*\*\*

:

ldw (ndfmcr0),50A8h ; WE enable, CLE enable ldw (ndfdtr0),0070h ; Status read command ldw (ndfmcr0),5008h ; WE disable, CLE disable

ldw xxxx,(ndfdtr0) ; Status read

### 3. Read (including ECC data read)

```
Reading valid data
; ***** Read valid data*****
        ldw
                 (ndfmcr0),5008h ; CE1 enable
        ldw
                 (ndfmcr0),50A8h ; WE enable, CLE enable
        ldw
                 (ndfdtr0),0000h ; Read command 1
        ldw
                 (ndfmcr0),50C8h ; ALE enable
        ldw
                 (ndfdtr0),00xxh ; Address write (4 or 5 times)
                 (ndfmcr0),50A8h; WE enable, CLE enable
        ldw
        ldw
                 (ndfdtr0),0030h ; Read command 2
        Wait set up time (from Busy to Ready)
                 1. Flag polling
                 2. Interrupt
        ldw
                 (ndfmcr0),540Dh ; ECC reset, ECC circuit enable, decode mode
        ldw
                 xxxx,(ndfdtr0)
                                   ; Data read (259 times: 518 bytes)
                                              (256-times:512byte)
        ldw
                 (ndfmcr0),550Ch ; RSECGW enable
                                   ; Read ECC (5 times: 80 bits)
        ldw
                 xxxx,(ndfdtr0)
        Wait set up time (20 system clocks)
(1) Error bit calculation
        ldw
                 (ndfmcr1),0047h ; Error bit calculation interrupt enable
        ldw
                 (ndfmcr0),560Ch ; Error bit calculation circuit start
        Wait set up time
        Interrupt routine (End of calculation for Reed-Solomon Error bit)
                                   ; Check error status "STATE3:0, SEER1:0"
INT:
        ldw
                 xxxx,(ndfmcr1)
        If error is found, the error processing routine is performed to
         correct the error data. For details see 3.11.3.2 "Error Correction
        Methods".
        The read operation is repeated four times to read 2112 bytes.
```

### 4. ID Read

The ID read routine is as follows:

xxxx,(ndfdtr1)


ldw

ldw (ndfmcr0),50A8h ; WE enable, CLE enable
ldw (ndfdtr0),0090h ; Write ID read command
ldw (ndfmcr0),50C8h ; ALE enable, CLE disable
ldw (ndfdtr0),0000h ; Write 00
ldw (ndfmcr0),5008h ; WE disable, CLE disable
ldw xxxx,(ndfdtr0) ; Read 1'st ID maker code

; Read 2'ndID device code

**TOSHIBA** 

# 3.11.7 An Example of Connections with NAND Flash



- Note 1: A reset sets the  $\overline{\text{NDRE}}$  and  $\overline{\text{NDWE}}$  pins as input ports, so pull-up resistors are needed.
- Note 2: The pull-up resistor value for the NDR/B pin must be set appropriately according to the NAND Flash memory to be used and the capacity of the board (typical: 2 KΩ).
- Note 3: The  $\overline{\mathbb{WP}}$  (Write Protect) pin of NAND Flash is not supported. When this function is needed, prepare it on an external circuit.

Figure 3.11.10 An Example of Connections with NAND Flash

# 3.12 8 Bit Timer (TMRA)

The TMP92CZ26A features 8 channel (TMRA0 to TMRA7) built-in 8-bit timers.

These timers are paired into 4 modules: TMRA01, TMRA23, TMRA45 and TMRA67. Each module consists of 2 channels and can operate in any of the following 4 operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM Variable duty cycle with constant period)

Figure 3.12.1 to Figure 3.12.4 show block diagrams for TMRA01 to TMRA67.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flops are controlled by 5bytes registers SFRs (Special-function registers).

Each of the 4 modules (TMRA01 to TMRA67) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

The contents of this chapter are as follows.

Table 3.12.1 Registers and Pins for Each Module

Specificati	Module	TMRA01	TMRA23	TMRA45	TMRA67
External	Input pin for external clock	TA0IN (Shared with PC1)	TA2IN (Shared with PC3)	Low-frequency clock fs	Low-frequency clock fs
pin	Output pin for timer flip-flop	TA1OUT (Shared with PM1)	TA3OUT (Shared with PP1)	TA5OUT (Shared with PP2)	TA7OUT (Shared with PP3)
	Timer run register	TA01RUN (1100H)	TA23RUN (1108H)	TA45RUN (1110H)	TA67RUN (1118H)
SFR	Timer register	TA0REG (1102H) TA1REG (1103H)	TA2REG (110AH) TA3REG (110BH)	TA4REG (1112H) TA5REG (1113H)	TA6REG (111AH) TA7REG (111BH)
(Address)	Timer mode register	TA01MOD (1104H)	TA23MOD (110CH)	TA45MOD (1114H)	TA67MOD (111CH)
	Timer flip-flop control register	TA1FFCR (1105H)	TA3FFCR (110DH)	TA5FFCR (1115H)	TA7FFCR (111DH)

# 3.12.1 Block Diagram Timer flip-flop output: TA10UT **TA1FFCR** Timer flip-flop TA1FF TMRA1 Interrupt output: INTTA1 Match detect TA01RUN<TA1RUN> Internal data bus 8-bit comparator 8-bit up counter 8-bit timer register TA1REG (UC1) (CP1) TMRAO Interrupt output: TAOTRG Selector TA01MOD ' <TA1CLK1:0> φT1 — ψ φT16 — φ φT256 — σ \_TA01MOD <TA01M1:0> 64 128 256 512 + Run/clear TA01RUN < TA01PRUN> TMRA0 Interrupt output: INTTA0 TAOTRG Match detect TA01MOD <PWM01:00> Over flow **♦**T256 TA01RUN<TA0RUN> Internaldata bus 8-bit up counter (CP0) 8-bit timer register TA0REG 8-bit up counter (UC0) Register buffer 0 Prescaler 32 16 TA01MOD <TA0CLK1:0> Selector TA01RUN <TA0RDE> ω 4 φT1 → φT4 → φT16 → External input clock: TA0IN -Prescaler clock ¢T0TMR

Figure 3.12.1 TMRA01 Block Diagram




Figure 3.12.2 TMRA23 Block Diagram




Figure 3.12.3 TMRA45 Block Diagram




Figure 3.12.4 TMRA67 Block Diagram

# 3.12.2 Operation of Each Circuit

### (1) Prescaler

A 9-bit prescaler generates the input clock to TMRA01. The clock  $\phi T0$  is selected using the prescaler clock selection register SYSCR0<PRCK>.

The prescaler operation can be controlled using TA01RUN<TA0PRUN> in the timer control register. Setting <TA0PRUN> to 1 starts the count; setting <TA0PRUN> to 0 clears the prescaler to 0 and stops operation. Table shows the various prescaler output clock resolutions.

(Although the prescaler and the timer counter can be started separately, the timer counter's operation depends on the prescaler's input timing.)

	Clock gear selection SYSCR1	Prescaler of clock gear SYSCR0	_		Timer counter input clock Prescaler of TMRA TAxxMOD <taxclk1:0></taxclk1:0>			
	<gear2:0></gear2:0>	<prck></prck>		φT1(1/2)	φT4(1/8)	φT16(1/32)	φT256(1/512)	
	000(1/1)			fc/8	fc/32	fc/128	fc/2048	
	001(1/2)			fc/16	fc/64	fc/256	fc/4096	
	010(1/4)	0(1/2)	1/2	fc/32	fc/128	fc/512	fc/8192	
	011(1/8)			fc/64	fc/256	fc/1024	fc/16384	
fc	100(1/16)			fc/128	fc/512	fc/2048	fc/32768	
IC	000(1/1)		1/2	fc/32	fc/128	fc/512	fc/8192	
	001(1/2)			fc/64	fc/256	fc/1024	fc/16384	
	010(1/4)	1(1/8)		fc/128	fc/512	fc/2048	fc/32768	
	011(1/8)			fc/256	fc/1024	fc/4096	fc/65536	
	100(1/16)			fc/512	fc/2048	fc/8192	fc/131072	

Table 3.12.2 Prescaler Output Clock Resolution

### (2) Up counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks  $\phi T1$ ,  $\phi T4$  or  $\phi T16$ . The clock setting is specified by the value set in TA01MOD<TA01CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks  $\phi$ T1,  $\phi$ T16 or  $\phi$ T256, or the comparator output (The match detection signal) from TMRA0.

For each interval timer the timer operation control register bits TA01RUN <TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up counters and to control their count. A reset clears both up counters, stopping the timers.

Note: TMR45 and TMR67 can select low-frequency clock(fs) instead of external clock input.

### (3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers, which can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes active. If the value set in the timer register is 00H, the signal goes active when the up counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if <TA0RDE> = 0 and enabled if <TA0RDE> = 1.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a  $2^n$  overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

(When using the double buffer, method of renewing timer register is only overflow in PWM mode or frequency agreement in PPG mode.)

A reset initializes <TA0RDE> to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TA0RDE> to 1, and write the following data to the register buffer. Figure 3.12.5 shows the configuration of TA0REG.




Figure 3.12.5 Configuration of timer register (TA0REG)

Note: The same memory address is allocated to the timer register and the register buffer 0. When <TA0RDE> = 0, the same value is written to the register buffer 0 and the timer register; when <TA0RDE> = 1, only the register buffer 0 is written to.

### (4) Comparator (CP0, CP1)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to 0 and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

Note: If a value smaller than the up-counter value is written to the timer register while the timer is counting up, this will cause the timer to overflow and an interrupt cannot be generated at the expected time. (The value in the timer register canbe changed without any problem if the new value is larger than the up-counter value.) In 16-bit interval timer mode, be sure to write to both TAOREG and TA1REG in this order (16 bits in total), The compare circuit will not function if only the lower 8 bits are set.

### (5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detects signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TA1FFIE> in the timer flip-flops control register. A reset clears the value of TA1FF to 0. Writing 01 or 10 to TA1FFCR<TA1FFC1:0> sets TA1FF to 0 or 1. Writing 00 to these bits inverts the value of TA1FF. (This is known as software inversion.)

The TA1FF signal is output via the TA1OUT pin. When this pin is used as the timer output, the timer flip-flop should be set beforehand using the port function registers.

The condition for TA1FF inversion varies with mode as shown below

8-bit interval timer mode : UC0 matches TA0REG or UC1 matches TA1REG

(Select either one of the two)

16-bit interval timer mode : UC0 matches TA0REG or UC1 matches TA1REG
80bit PWM mode : UC0 matches TA0REG or a 2<sup>n</sup> overflow occurs
8-bit PPG mode : UC0 matches TA0REG or UC0 matches TA1REG


Note: If an inversion by the match-detect signal and a setting change via the TMRA1 flip-flopcontrol register occur simultaneously, the resultant operation varies depending on the situation, as shown below.

- If an inversion by the match-detect signal and an inversion via the register occur simultaneously, the flip-flop will be inverted only once.
- If an inversion by the match-detect signal and an attempt to set the flip-flop to 1 via the register occur simultaneously, the timer flip-flop will be set to 1.
- If an inversion by the match-detect signal and an attempt to clear the flip-flop to 0 via the register occur simultaneously the flip-flop will be cleared to 1.

Be sure to stop the timer before changing the flip-flop incersion setting.

If the setting is chaged while the timer is counting, proper operation cannot be obtained.

### 3.12.3 SFR




Note: The values of bits 4 to 6 of TA01RUN are "1" when read.

TMRA23 RUN Register 7 6 5 4 3 2 1 0 TA23RUN Bit symbol TA2RDE I2TA23 TA23PRUN TA3RUN TA2RUN (1108H)Read/Write R/W R/W After Reset 0 0 0 0 Function TMRA23 Up counter Up counter Double In IDLE2 prescaler (UC3) (UC2) buffer mode 0: Disable 0: Stop 0: Stop and clear 1: Operate 1: Enable 1: Run (Count up) TA3REG double buffer control Count control Stop and clear Disable Enable Run (Count up)

Note: The values of bits 4 to 6 of TA23RUN are "1" when read.

Figure 3.12.6 Register for TMRA (1)



Note: The values of bits 4 to 6 of TA45RUN are "1" when read.

#### TMRA67RUN Register 3 2 7 6 5 4 0 Bit symbol TA6RDE I2TA67 TA67PRUN TA7RUN TA6RUN TA67RUN (1118H) Read/Write R/W R/W After Reset 0 TMRA67 Up counter Up counter **Function** In IDLE2 Double (UC6) prescaler (UC7) buffer mode 0: Stop 0: Disable 0: Stop and clear 1: Operate 1: Enable 1: Run (Count up) TA6REG double buffer control Count control Stop and clear Disable enable Run (Count up)

Note: The values of bits 4 to 6 of TA67RUN are "1" when read.

Figure 3.12.7 Register for TMRA (2)

### TMRA01 Mode Register

		7	6	5	4	3	2	1	0
TA01MOD	Bit symbol	TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
(1104H)	Read/Write				R/	W			
	After reset	0	0	0	0	0	0	0	0
	Function	Operation m	node	PWM cycle		Source clock for TMRA1		Source clock for TMRA0	
		00: 8-bit tim	er mode	00: Reserved		00: TA0TRG		00: TA0IN pin	
		01: 16-bit tir	ner mode	01: 2 <sup>6</sup>		01: φΤ1		01: φT1	
		10: 8-bit PP	G mode	10: 2 <sup>7</sup>	10: 2 <sup>7</sup>			10: φΤ4	
		11: 8-bit PW	/M mode	11: 2 <sup>8</sup>		11: φT256		11: φT16	

TMRA0 input clock							
TWITT-O INPUT CIOCK	00	TA0IN (External input)					
TA 001 1/4 0	01	φT1					
<ta0clk1:0></ta0clk1:0>	10	фТ4					
	11	φT16					
TMRA1 input clock			•				
		TA01MOD <ta01m1:0>≠01</ta01m1:0>	TA01MOD <ta01m1:0>=01</ta01m1:0>				
	00	Comparator output from TMRA0					
<ta1clk1:0></ta1clk1:0>	01	φ <b>T</b> 1	Overflow output from TMRA0 (16-bit timer mode)				
	10	φT16	, ,				
	11	φT256					
PWM cycle selection							
	00	Reserved					
<pwm01:00></pwm01:00>	01	2 <sup>6</sup> × Clock source					
< F VVIVIO 1.00>	10	2 <sup>7</sup> × Clock source					
	11	2 <sup>8</sup> × Clock source					
TMRA01 operation mod	e selection	-					
	00	8 timer × 2ch					
	01	16-bit timer					
<ta01ma1:0></ta01ma1:0>	10	8-bit PPG					
	11	8-bit PWM (TMRA0),					
		8-bit timer (TMRA1)					

Figure 3.12.8 Register for TMRA (4)

				TMRA2	3 Mode Reg	ister				
		7	6	5	4	3	2	1	0	
TA23MOD	Bit symbol	TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0	
(110CH)	Read/Write				R	/W				
	After reset	0	0	0	0	0	0	0	0	
	Function	Operation n	node	PWM cycle		TMRA3 clock	for TMRA3	TMRA2 clock	for TMRA2	
		00: 8-bit tim	er mode	00: Reserve	ed	00: TA2TR	G	00: TA2IN p	oin	
		01: 16-bit tir	mer mode	01: 2 <sup>6</sup>		01: φT1		01: φT1		
		10: 8-bit PP	G mode	10: 2 <sup>7</sup>		10: φT16		10: φΤ4		
		11: 8-bit PV	VM mode	11: 28		11: φT256		11: φT16		
		TMRA2 inpu	it clock	00	TA2IN (Ext	ernal input)			1	
				01	φT1	ciriai iripat)				
		<ta2c< td=""><td>LK1:0&gt;</td><td>10</td><td>φT4</td><td></td></ta2c<>	LK1:0>	10	φT4					
				11	φT16					
		TMRA3 inpu	t clock	•	1 1				_	
					TA23MOD <ta23m1:0>≠01</ta23m1:0>		TA23MOD <ta23m1:0>=01</ta23m1:0>			
				00	Comparator output from TMRA2					
		<ta3c< td=""><td>LK1:0&gt;</td><td>01</td><td>φT1</td><td></td><td colspan="2" rowspan="2">Overflow output from TMRA2 (16-bit timer mode)</td><td></td></ta3c<>	LK1:0>	01	φT1		Overflow output from TMRA2 (16-bit timer mode)			
				10	φT16					
				11	φT256					
		PWM cycle s	selection	T	T				7	
				00	Reserved					
		<pwm< td=""><td>21:20&gt;</td><td>01</td><td>2<sup>6</sup> × Clock</td><td></td><td></td><td></td><td></td></pwm<>	21:20>	01	2 <sup>6</sup> × Clock					
		\$1.7710	21.202	10	2 <sup>7</sup> × Clock					
				11	2 <sup>8</sup> × Clock	source				
		TMRA23 ope	eration mode		1				1	
				00	8 timer × 20					
		T	444.0	01	16-bit time	•			_	
		<1A23	MA1:0>	10	8-bit PPG	(TMD 4.5)			-	
				11	8-bit PWM	8-bit PWM (TMRA2),				

Figure 3.12.9 Register for TMRA (5)

8-bit timer (TMRA3)

_		TMRA45 Mode Register									
		7	6	5	4	3	2	1	0		
TA45MOD	Bit symbol	TA45M1	TA45M0	PWM41	PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0		
(1114H)	Read/Write				R	W					
	After reset	0	0	0	0	0	0	0	0		
	Function	Operation n 00: 8-bit tim 01: 16-bit tir	er mode	PWM cycle 00: Reserve 01: 2 <sup>6</sup>		TMRA5 clock 00: TA4TR0 01: \phiT1		TMRA4 clock 00: low-fred 01: \phiT1	for TMRA4 Juency clock		
		10: 8-bit PP 11: 8-bit PV		10: 2 <sup>7</sup> 11: 2 <sup>8</sup>		10: φT16 11: φT256		10: φT4 11: φT16			
		TMRA4 inpu	t clock						_		
				00	low-frequer	cy clock(fs)					
		<ta4c< td=""><td>I <b>K</b>1∙∩<b>⊳</b></td><td>01</td><td colspan="6">фТ1</td></ta4c<>	I <b>K</b> 1∙∩ <b>⊳</b>	01	фТ1						
		\1A40	LICT.U>	10	φΤ4						
				11	φT16						
		TMRA5 inpu	t clock	ı	T		T		7		
					TA45MOD <ta45m1:0>≠01</ta45m1:0>		TA45MOD <ta45m1:0>=01  Overflow output from TMRA4 (16-bit timer mode)</ta45m1:0>				
				00	Comparator output from TMRA4						
		<ta5c< td=""><td>LK1:0&gt;</td><td>01</td><td colspan="2">φT1</td><td></td></ta5c<>	LK1:0>	01	φT1						
				10	φT16						
				11	11 φT256						
		PWM cycle s	selection	ı	1				1		
				00	Reserved						
		<pwm< td=""><td>41:40&gt;</td><td>01</td><td>2<sup>6</sup> × Clock s</td><td></td><td></td><td></td><td></td></pwm<>	41:40>	01	2 <sup>6</sup> × Clock s						
	VI WINT 1.402			10	2 <sup>7</sup> × Clock s						
				11	2 <sup>8</sup> × Clock s	source			]		
		TMRA45 ope	eration mode		1				1		
				00	8 timer × 20				-		
		TA 45	11110	01	16-bit timer				-		
		<ta45< td=""><td>VIA1:U&gt;</td><td>10</td><td>8-bit PPG</td><td>(TMD A 4)</td><td></td><td></td><td>-</td></ta45<>	VIA1:U>	10	8-bit PPG	(TMD A 4)			-		
				11	8-bit PWM (TMRA4),						

Figure 3.12.10 Register for TMRA (6)

8-bit timer (TMRA5)

TMRA67 Mode Register

0

		/	б	5	4	3		l l	U		
TA67MOD	Bit symbol	TA67M1	TA67M0	PWM61	PWM60	TA7CLK1	TA7CLK0	TA6CLK1	TA6CLK0		
(111CH)	Read/Write			R/W							
	After reset	0	0	0	0	0	0	0	0		
	Function	Operation n	node	PWM cycle		TMRA7 clock	for TMRA7	TMRA6 clock	for TMRA6		
		00: 8-bit tim	er mode	00: Reserve	ed	00: TA6TR	G 00: low-f		uency clock		
		01: 16-bit tir	mer mode	01: 2 <sup>6</sup>		01: φΤ1		01: φΤ1			
		10: 8-bit PP	G mode	10: 2 <sup>7</sup>		10: φT16		10: φΤ4			
		11: 8-bit PV	/M mode	11: 2 <sup>8</sup>		11: φT256		11: φT16			
	TMRA6 input clock										
				00	low-frequen	cy clock(fs)					
		<ta6c< td=""><td>I K1·0&gt;</td><td>01</td><td>φT1</td><td></td><td></td><td></td><td></td></ta6c<>	I K1·0>	01	φT1						
		CIAOC	LK1.0>	10	φT4						
				11	φT16						
		TMRA1 inpu	t clock						<b>.</b>		
					TA67MOD <ta< td=""><td>A67M1:0&gt;≠01</td><td colspan="3">TA67MOD<ta67m1:0>=01</ta67m1:0></td></ta<>	A67M1:0>≠01	TA67MOD <ta67m1:0>=01</ta67m1:0>				
				00	Comparato	r output					
					from TMRA	6	Overflow output from TMRA6 (16-bit timer mode)				
		<ta7c< td=""><td>LK1:0&gt;</td><td>01</td><td>φT1</td><td></td><td></td></ta7c<>	LK1:0>	01	φT1						
				10	φT16						
				11	φT256						
		PWM cycle s	selection	Γ	1				1		
				00	Reserved						
		~P\//M	61-60~	01	2 <sup>6</sup> × Clock s	source					
	<pwm61:60></pwm61:60>		01.00>	10	2 <sup>7</sup> × Clock s						
				11	2 <sup>8</sup> × Clock source						
		TMRA67 op	eration mod	e selection	1				1		
				00	8 timer × 20	ch .					
				01	16-bit timer						
		<ta67< td=""><td>MA1:0&gt;</td><td>10</td><td>8-bit PPG</td><td></td><td></td><td></td><td></td></ta67<>	MA1:0>	10	8-bit PPG						
				11	8-bit PWM	(TMRA6),					
		1		l	1				1		

Figure 3.12.11 Register for TMRA (7)

8-bit timer (TMRA7)

TMRA1 Flip-Flop Control Register 7 6 5 4 3 2 1 0 TA1FFCR TA1FFC1 TA1FFC0 TA1FFIE TA1FFIS Bit symbol (1105H) Read/Write R/W R/W After reset 1 0 0 TA1FF Function 00: Invert TA1FF TA1FF Read-01: Set TA1FF control for inversion modify-10: Clear TA1FF inversion select write 0: Disable 0: TMRA0 11: Don't care instructions 1: Enable 1: TMRA1 are prohibited.

Inversion signal for timer flip-flop 1 (TA1FF) (Don't care except in 8-bit timer mode)

(Don't care except in o-bit time mode)							
TA1FFIS	0	Inversion by TMRA0					
TATEFIS	1	Inversion by TMRA1					
Inversion of TA1FF							
TA45515	0	Disabled					
TA1FFIE	1	Enabled					
Control of TA1FF							
	00	Inverts the value of TA1FF (Software inversion)					
TA4FFC4.0	01	Sets TA1FF to "1"					
<ta1ffc1:0></ta1ffc1:0>	10	Clears TA1FF to "0"					
	11	Don't care					

Note: The values of bits 4 to 6 of TA1FFCR are "1" when read.

Figure 3.12.12 Register for TMRA (8)

TMRA3 Flip-Flop Control Register 7 6 4 3 2 1 0 TA3FFCR TA3FFC1 TA3FFC0 TA3FFIE Bit symbol TA3FFIS (110DH) Read/Write R/W After reset 1 0 0 Function 00: Invert TA3FF TA3FF TA3FF 01: Set TA3FF control for inversion instructions 10: Clear TA3FF inversion select 11: Don't care 0: Disable 0: TMRA2 prohibited. 1: TMRA3 1: Enable

> Inversion signal for timer flip-flop 3 (TA3FF) (Don't care except in 8-bit timer mode)

Readmodify-

write

are

(Don't care except in o-bit timer mode)							
TA3FFIS	0	Inversion by TMRA2					
TASFFIS	1	Inversion by TMRA3					
Inversion of TA3FF							
TAGEFIE	0	Disabled					
TA3FFIE	1	Enabled					
Control of TA3FF							
	00	Inverts the value of TA3FF (Software inversion)					
TARECA.0	01	Sets TA3FF to "1"					
<ta3ffc1:0></ta3ffc1:0>	10	Clears TA3FF to "0"					
	11	Don't care					

Note: The values of bits 4 to 6 of TA3FFCR are "1" when read.

Figure 3.12.13 Register for TMRA (9)

TMRA5 Flip-Flop Control Register 7 6 4 3 2 1 0 TA5FFCR TA5FFC1 TA5FFC0 TA5FFIE TA5FFIS Bit symbol (1115H) Read/Write R/W After reset 1 0 0 Function 00: Invert TA5FF TA5FF TA5FF Read-01: Set TA5FF control for inversion modify-10: Clear TA5FF inversion select write 0: Disable 0: TMRA4 11: Don't care instructions 1: TMRA5 1: Enable are prohibited.

Inversion signal for timer flip-flop 5 (TA5FF) (Don't care except in 8-bit timer mode)

(Don't care except in o-bit timer mode)								
TA5FFIS	0	Inversion by TMRA4						
IASFFIS	1	Inversion by TMRA5						
Inversion of TA5FF								
TAFFEIF	0	Disabled						
TA5FFIE	1	Enabled						
Control of TA5FF								
	00	Inverts the value of TA5FF (Software inversion)						
TAFFF04.0	01	Sets TA5FF to "1"						
<ta5ffc1:0></ta5ffc1:0>	10	Clears TA5FF to "0"						
	11	Don't care						

Note: The values of bits 4 to 6 of TA5FFCR are "1" when read.

Figure 3.12.14 Register for TMRA (10)

·				TMRA7 Flip-	Flop Control	Register			
		7	6	5	4	3	2	1	0
TA7FFCR	Bit symbol					TA7FFC1	TA7FFC0	TA7FFIE	TA7FFIS
(111DH)	Read/Write					R/	W	R/	W
	After reset					1	1	0	0
	Function					00: Invert T	A7FF	TA7FF	TA7FF
Read-						01: Set TA7	'FF	control for	inversion
modify- write						10: Clear T	A7FF	inversion	select
instructions						11: Don't ca	are	0: Disable	0: TMRA6
are								1: Enable	1: TMRA7
prohibited.									

Inversion signal for timer flip-flop 7 (TA7FF) (Don't care except in 8-bit timer mode)

(Don't care except in o-bit time mode)								
TAZEELO	0	Inversion by TMRA6						
TA7FFIS	1	Inversion by TMRA7						
Inversion of TA7FF								
T ^ 7 F F I F	0	Disabled						
TA7FFIE	1	Enabled						
Control of TA7FF								
	00	Inverts the value of TA7FF (Software inversion)						
TAZEE04.0	01	Sets TA7FF to "1"						
<ta7ffc1:0></ta7ffc1:0>	10	Clears TA7FF to "0"						
	11	Don't care						

Note: The values of bits 4 to 6 of TA7FFCR are "1" when read.

Figure 3.12.15 Register for TMRA (11)

				Tin	ner Registers	6								
		7	6	5	4	3	2	1	0					
TA0REG	bit Symbol	-	-	-	-	-	=	-	-					
(1102H)	Read/Write	W												
	After reset	0	0	0	0	0	0	0	0					
TA1REG	bit Symbol	-	-	-	_	-	_	-	_					
(1103H)	Read/Write	W												
	After reset	0	0	0	0	0	0	0	0					
TA2REG	bit Symbol		_	-	_	_	_	_	_					
(110AH)	Read/Write					W								
	After reset	0	0	0	0	0	0	0	0					
TA3REG	bit Symbol		_	-	_	_	_	_	_					
(110BH)	Read/Write	W												
	After reset	0	0	0	0	0	0	0	0					
TA4REG	bit Symbol	-	-	-	-	_	-	-	-					
(1112H)	Read/Write		1		+	W								
	After reset	0	0	0	0	0	0	0	0					
TA5REG	bit Symbol	-	-	-	-	-	-	=	-					
(1113H)	Read/Write					W		4						
	After reset	0	0	0	0	0	0	0	0					
TA6REG	bit Symbol	-	-	-	-	-	-	=	-					
(111AH)	Read/Write	W												
	After reset	0	0	0	0	0	0	0	0					
TA7REG	bit Symbol		_	-	_	_	_	_	_					
(111BH)	Read/Write					W								
	After reset	0	0	0	0	0	0	0	0					

Note: All registers are prohibited to execute read-modify-write instruction.

Figure 3.12.16 TMRA Registers

# 3.12.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.

a. Generating interrupts at a fixed interval (Using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 20 us at  $f_c = 50$  MHz, set each register as follows:

\* Clock state Clcok gear : 1/1
Prescaler of clock gear : 1/2

	MSB						I	_SB	
_	7	6	5	4	3	2	1	0	
TA01RUN	← -	Χ	Χ	Χ	_	_	0	-	Stop TMRA1 and clear it to 0.
TA01MOD	← 0	0	Χ	Χ	0	1	Χ	Χ	Select 8-bit timer mode and select $\phi T1$ (0.16 $\mu s$ at $f_C=50$
									MHz) as the input clock.
TA1REG	← 0	1	1	1	1	1	0	1	Set TA1REG to 20 $\mu$ s ÷ $\phi$ T1 = 125(7DH)
INTETA1		1	0	1	Χ	_	_	-	Enable INTTA1 and set it to level 5.
_TA01RUN	← -	Χ	Χ	Χ	_	1	1	-	Start TMRA1 counting.

X: Don't Care, -: No change

Select the input clock using Table 3.12.2.

Note: The input clocks for TMRA0 and TMRA1 are different from as follows.


TMRA0: TA0IN input,  $\phi$ T1,  $\phi$ T4 or  $\phi$ T16.

TMRA1: Match output of TMRA0,  $\phi$ T1,  $\phi$ T16, and  $\phi$ T256.

b. Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a  $3.2\mu s$  square wave pulse from the TA1OUT pin at  $f_{C}$ = 50 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.






Figure 3.12.17 Square Wave Output Timing Chart (50% duty)

c. Making TMRA1 count up on the match signal from the TMRA0 comparator Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.




Figure 3.12.18 TMRA1 Count Up on Signal from TMRA0

### (2) 16 bit timer mode

Pairing the two 8-bit timers TMRA0 and TMRA1 configures a 16-bit interval timer. To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD<TA01M1:0> to 01.

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA01CLK1:0>. Table 3.12.2shows the relationship between the timer (Interrupt) cycle and the input clock selection.

Example: To generate an INTTA1 interrupt every 0.13 s at fsys = 50 MHz, set the timer registers TA0REG and TA1REG as follows:

\* Clock state Clcok gear : 1/1
Prescaler of clock gear : 1/2

If  $\phi T16$  (2.6  $\mu s$  at  $f_{SYS}=50$  MHz) is used as the input clock for counting, set the following value in the registers: 0.13 s  $\div$  2.6  $\mu s=50000=C350H$ ; e.g. set TA1REG to C3H and TA0REG to 50H.

The comparator match signal is output from TMRA0 each time the up counter UC0 matches TA0REG, though the up counter UC0 is not be cleared.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparator TMRA0 and TMRA1, the up counters UC0 and UC1 are cleared to 0 and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.



Example: When TA1REG = 04H and TA0REG = 80H

Figure 3.12.19 Timer Output by 16-Bit Timer Mode

## (3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active-low or active-high. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin.




Figure 3.12.20 8-Bit PPG Output Waveforms

In this mode a programmable square wave is generated by inverting the timer output each time the 8-bit up counter (UC0) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to 1 so that UC1 is set for counting.

Figure 3.12.21 shows a block diagram representing this mode.




Figure 3.12.21 Block Diagram of 8-Bit PPG Output Mode

If the TAOREG double buffer is enabled in this mode, the value of the register buffer will be shifted into TAOREG each time TA1REG matches UCO.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).




Figure 3.12.22 Operation of Register Buffer

Note: The values that can be set in TAxREG renge from 01h to 00h (equivalent to 100h). If the maximum value 00h is set, the match-detect signal goes active when the up-counter overfolws.

Calculate the value which should be set in the timer register.

To obtain a frequency of 31.25 kHz, the pulse cycle t should be: t = 1/31.25kHz = 32  $\mu s$ 

 $\phi$ T1 = 0.16  $\mu$ s (at 50 MHz);


 $32 \mu s \div 0.16 \mu s = 200$ 

Therefore set TA1REG to 200 (C8H)

The duty is to be set to 1/4:  $t \times 1/4 = 32 \mu s \times 1/4 = 8 \mu s$ 

 $8 \mu s \div 0.16 \mu s = 50$ 

Therefore, set TA0REG = 50 = 32H.



X: Don't care, -: No change

#### (4) 8-bit PWM (Pulse width modulation) output mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (Shared with PM1). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up counter (UC0) matches the value set in the timer register TA0REG or when  $2^n$  counter overflow occurs (n = 6, 7 or 8 as specified by TA01MOD<PWM01:00>). The up counter UC0 is cleared when  $2^n$  counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.

Value set in TA0REG < Value set for  $2^n$  counter overflow Value set in TA0REG  $\neq 0$ 




Figure 3.12.23 8-Bit PWM Waveforms

Figure 3.12.24 shows a block diagram representing this mode.




Figure 3.12.24 Block Diagram of 8-Bit PWM Mode

In this mode the value of the register buffer will be shifted into TA0REG if  $2^n$  overflow is detected when the TA0REG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.





Figure 3.12.25 Register Buffer Operation

Example: To output the following PWM waves on the TA1OUT pin (at  $f_C = 50$  MHz).



To achieve a 20.48 $\mu$ s PWM cycle by setting  $\phi$ T1 to 0.16  $\mu$ s (at f<sub>C</sub> = 50 MHz):

 $20.48 \ \mu s \div 0.16 \ \mu s = 128$ 

 $2^n = 128$ 

Therefore n should be set to 7.

Since the low level period is 16.0  $\mu s$  when  $\phi T1 = 0.16 \ \mu s$ ,

set the following value for TAREG:

 $16.0 \ \mu s \div 0.16 \ \mu s = 100 = 64 H$ 

		MSB						L	SB		
_		7	6	5	4	3	2	1	0		
	TA01RUN	← -	Χ	Χ	Χ	-	-	_	0		Stop TMRA0 and clear it to 0
	TA01MOD	← 1	1	1	0	Χ	Χ	0	1		Select 8-bit PWM mode (cycle: 27) and select $\phi T1$ as the
											input clock.
	TA0REG	← 0	1	1	0	0	1	0	0		Write 64H.
	TA1FFCR		Χ	Χ	Χ	1	0	1	Χ		Clear TA1FF to 0, enable the inversion and double buffer.
										_	
	PM	← -								}	Set PM1 as the TA1OUT pin.
	PMFC	← -	Χ	Χ	Χ	Χ	-	1	Χ	J	Sett wit as the TATOOT pin.
L	TA01RUN	← 1	Χ	Χ	Χ	-	1	_	1		Start TMRA0 counting.
	X: Don't care,	-: No ch	ang	е							

Table 3.12.3 PWM Cycle

	Clock gear selection	Prescaler of clock gear					PWM cycle TAxxMOD <pwmx1:0></pwmx1:0>						
	SYSCR1	SYSCR0			2 <sup>6</sup> (x64)			2 <sup>7</sup> (x128)			2 <sup>8</sup> (x256)		
	<gear2:0></gear2:0>	<prck></prck>		TAxxl	MOD <taxc< td=""><td>LK1:0&gt;</td><td>TAxxN</td><td>ЛОD<taxcl< td=""><td>_K1:0&gt;</td><td>TAxx</td><td>MOD<taxcl< td=""><td>K1:0&gt;</td></taxcl<></td></taxcl<></td></taxc<>	LK1:0>	TAxxN	ЛОD <taxcl< td=""><td>_K1:0&gt;</td><td>TAxx</td><td>MOD<taxcl< td=""><td>K1:0&gt;</td></taxcl<></td></taxcl<>	_K1:0>	TAxx	MOD <taxcl< td=""><td>K1:0&gt;</td></taxcl<>	K1:0>	
				φT1(x2)	φT4(x8)	φT16(x32)	φT1(x2)	φT4(x8)	φT16(x32)	φT1(x2)	φT4(x8)	φT16(x32)	
	000(x1)			512/fc	2048/fc	8192/fc	1024/fc	4096/fc	16384/fc	2048/fc	8192/fc	32768/fc	
	001(x2)			1024/fc	4096/fc	16384/fc	2048/fc	8192/fc	32768/fc	4096/fc	16384/fc	65536/fc	
	010(x4)	0(x2)		2048/fc	8192/fc	32768/fc	4096/fc	16384/fc	65536/fc	8192/fc	32768/fc	131072/fc	
	011(x8)			4096/fc	16384/fc	65536/fc	8192/fc	32768/fc	131072/fc	16384/fc	65536/fc	262144/fc	
1/fc	100(x16)		V2	8192/fc	32768/fc	131072/fc	16384/fc	65536/fc	262144/fc	32768/fc	131072/fc	524288/fc	
1/10	000(x1)		x2	2048/fc	8192/fc	32768/fc	4096/fc	16384/fc	65536/fc	8192/fc	32768/fc	131072/fc	
	001(x2)			4096/fc	16384/fc	65536/fc	8192/fc	32768/fc	131072/fc	16384/fc	65536/fc	262144/fc	
	010(x4)	1(x8)		8192/fc	32768/fc	131072/fc	16384/fc	65536/fc	262144/fc	32768/fc	131072/fc	524288/fc	
	011(x8)			16384/fc	65536/fc	262144/fc	32768/fc	131072/fc	524288/fc	65536/fc	262144/fc	1048576/fc	
	100(x16)			32768/fc	131072/fc	524288/fc	65536/fc	262144/fc	1048576/fc	131072/fc	524288/fc	2097152/fc	

## (5) Settings for each mode

Table 3.12.4 shows the SFR settings for each mode.

Table 3.12.4 Timer Mode Setting Registers

rable of the mode bottom of the graduation								
Register Name		TA01MOD						
<bit symbol=""></bit>	<ta01m1:0></ta01m1:0>	<pwm01:00></pwm01:00>	<ta1clk1:0></ta1clk1:0>	<ta0clk1:0></ta0clk1:0>	TA1FFIS			
Function	Timer Mode	PWM Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select			
8-bit timer × 2 channels	00	_	Lower timer match \$pt 10, \$pt 256 \$(00, 01, 10, 11)	External clock φT1, φT4, φT16 (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output			
16-bit timer mode	01	-	-	External clock φT1, φT4, φT16 (00, 01, 10, 11)	-			
8-bit PPG × 1 channel	10	-	-	External clock φT1, φT4, φT16 (00, 01, 10, 11)	-			
8-bit PWM × 1 channel	11	2 <sup>6</sup> , 2 <sup>7</sup> , 2 <sup>8</sup> (01, 10, 11)	-	External clock φT1, φT4, φT16 (00, 01, 10, 11)	_			
8-bit timer × 1 channel	11	-	φT1, φT16, φT256 (01, 10, 11)	-	Output disabled			

<sup>-:</sup> Don't care

## 3.13 16 bit timer / Event counter (TMRB)

The TMP92CZ26A incorporates two multifunctional 16-bit timer/event counter (TMRB0, TMRB1) which have the following operation modes:

- 16 bit interval timer mode
- 16 bit event counter mode
- 16 bit programmable pulse generation mode (PPG)
   Can be used following operation modes by capture function.
- Frequency measurement mode
- Pulse width measurement mode

Timer/event counter consists of a 16-bit up counter, two 16-bit timer registers (One of them with a double-buffer structure), a 16-bit capture registers, two comparators, a capture input controller, a timer flip-flop and a control circuit.

Timer/event counter is controlled by an 11-byte control SFR.Each channel(TMRB0,TMRB1) operate independently.In this section, the explanation describes only for TMRB0 because each channel is identical operation except for the difference as follows;


Channel TMRB0 TMRB1 Specification External clock/ TB0IN0 TB1IN0 capture trigger input pins (Shared with PP4) (Shared with PP5) External pins Timer flip-flop output pins TB0OUT0 TB1OUT0 (Shared with PP6) (Shared with PP7) Timer run register TB0RUN (1180H) TB1RUN (1190H) Timer mode register TB0MOD (1182H) TB1MOD (1192H) Timer flip-flop TB0FFCR (1183H) TB1FFCR (1193H) control register TB0RG0L (1188H) TB1RG0L (1198H) **SFR** TB0RG0H (1189H) TB1RG0H (1199H) Timer register (Address) TB0RG1L (118AH) TB1RG1L (119AH) TB0RG1H (118BH) TB1RG1H (119BH) TB0CP0L (118CH) TB1CP0L (119CH) TB0CP0H (118DH) TB1CP0H (119DH) Capture register TB0CP1L (118EH) TB1CP1L (119EH)

TB0CP1H (118FH)

TB1CP1H (119FH)

Table 3.13.1 Difference between TMRB0 and TMRB1

# 3.13.1 Block diagram






Figure 3.13.2 Block diagram of TMRB1

## 3.13.2 Operation

#### (1) Prescaler

The 5-bit prescaler generates the source clock for TMRB0. The prescaler clock ( $\phi$ T0) is selected by the register SYSCR0<PRCK> of clock gear. This prescaler can be started or stopped using TB0RUN<TB0RUN>. Counting starts when <TB0RUN> is set to "1"; the prescaler is cleared to "0" and stops operation when <TB0RUN> is cleared to "0".

The resolution of prescaler is showed in the Table 3.13.2.

Clock gear Prescaler of Timer counter input clock selection clock gear Prescaler of TMRB SYSCR1 SYSCR0 TBxMOD<TBxCLK1:0> <GEAR2:0> <PRCK> φT1(1/2)  $\phi T4(1/8)$ φT16(1/32) 1/1 fc/8 fc/32 fc/128 1/2 fc/16 fc/64 fc/256 1/4 1/2 fc/32 fc/128 fc/512 1/8 fc/64 fc/256 fc/1024 1/16 fc/128 fc/512 fc/2048 1/2 fc 1/1 fc/32 fc/128 fc/512 1/2 fc/64 fc/256 fc/1024 1/4 1/8 fc/128 fc/512 fc/2048 1/8 fc/256 fc/1024 fc/4096 1/16 fc/512 fc/2048 fc/8192

Table 3.13.2 Prescaler Clock Resolution

### (2) Up counter (UC10)

UC10 is a 16-bit binary counter which counts up pulses input from the clock specified by TB0MOD<TB0CLK1:0>.

Any one of the prescaler internal clocks  $\phi T1$ ,  $\phi TB0$  and  $\phi T16$  or an external clock input via the TB0IN0 pin can be selected as the input clock. Counting or stopping and clearing of the counter is controlled by TB0RUN<TB0RUN>.

When clearing is enabled, the up counter UC10 will be cleared to zero each time its value matches the value in the timer register TB0RG1H/L. Clearing can be enabled or disabled using TB0MOD < TB0CLE >.

If clearing is disabled, the counter operates as a free running counter.

#### (3) Timer registers (TB0RG0H/L, TB0RG1H/L)

These two 16-bit registers are used to set the interval time. When the value in the up counter UC10 matches the value set in this timer register, the comparator match detect signal will go active.

Setting data for both upper and lower timer registers is needed. For example, using 2-byte data transfer instruction or using 1-byte data transfer instruction twice for lower 8 bits and upper 8 bits in order.

(The compare circuit will not operate if only the lower 8 bits are written. Be sure to write to both timer registers (16 bits) from the lower 8 bits followed by the upper 8 bits.)

The TB0RG0H/L timer register has a double-buffer structure, which is paired with register buffer 10. The value set in TB0RUN<TB0RDE> determines whether the double-buffer structure is enabled or disabled: it is disabled when <TB0RDE> = "0", and enabled when <TB0RDE> = "1".

When the double buffer is enabled, data is transferred from the register buffer 10 to the timer register when the values in the up counter (UC10) and the timer register TB0RG1H/L match.

The double buffer circuit incorporates two flags to indicate whether or not data is written to the lower 8 bits and the upper 8 bits of the register buffer, respectively. Only when both flags are set can data be transferred from the register buffer to the timer register by a match between the up-counter UC10 and the timer register TB0RG1. This data transfer is performed so long as 16-bit data is written in the register buffer regardless of the register buffer to the timer register unexpectedly as explained below.

For example, let us assume that an interrupt occurs when only the lower 8 bits (L1) of the register buffer data (H1L1) have been written and the interrupt routine includes writes to all 16 bits in the register buffer and a transfer of the data to the timer register. In this case, if the higher 8 bits (H1) are written after the interrupt routine is completed, only the flag for the higher 8 bits will be set, the flag for the lower 8 bits having been cleared in the interrupt routine. Therefore, even if a match occurs between UC10 and TB0RG1, no data transfer will be performed.

Then, in an attempt to set the next set of data (H2L2) in the register buffer, when the lower 8 bits (L2) are written, this will cause the flag for the lower 8 bits to be set as well as the flag for the higher 8 bits which has been set by writing the previous data (H1). If a match between UC10 and TB0RG1 occurs before the higher 8 bits (H2) are written, this will cause unexpected data (H1L2) to be sent to the timer register instead of the intended data (H2L2).


To avoid such transfer timing problems due to interrupts, the DI instruction (disable interrupts) and the EI (enable interrupts) can be executed before and after setting data in the register buffer, respectively.

After a reset, TB0RG0H/L and TB0RG1H/L are undefined. If the 16-bit timer is to be used after a reset, data should be written to it beforehand.

On a reset <TB0RDE> is initialized to "0", disabling the double buffer. To use the double buffer, write data to the timer register, set <TB0RDE> to "1", then write data to the register buffer 10 as shown below.

TB0RG0H/L and the register buffer 10 both have the same memory addresses (1188H and 1189H) allocated to them. If <TB0RDE> = "0", the value is written to both the timer register and the register buffer 10. If <TB0RDE> = "1", the value is written to the register buffer 10 only.

The addresses of the timer registers are as follows:



The timer registers are write-only registers and thus cannot be read.


#### (4) Capture registers (TB0CP0H/L, TB0CP1H/L)

These 16-bit registers are used to latch the values in the up counter (UC10).

Data in the capture registers should be read all 16 bits. For example, using a 2-byte data load instruction or two 1-byte data load instructions. The least significant byte is read first, followed by the most significant byte.

(during capture is read, capture operation is prohibited. In that case, the lower 8 bits should be read first, followed by the 8 bits.)

The addresses of the capture registers are as follows;



The capture registers are read-only registers and thus cannot be written to.

#### (5) Capture input and external interrupt control

This circuit controls the timing to latch the value of up-counter UC10 into TB0CP0H/L and TB0CP1H/L, and generates external interrupt. The latch timing of capture register and selection of edge for external interrupt is controlled by TB0MOD<TB0CPM1:0>.

The value in the up-counter (UC10) can be loaded into a capture register by software. Whenever 0 is written to TB0MOD<TB0CP0I>, the current value in the up counter (UC10) is loaded into capture register TB0CP0H/L. It is necessary to keep the prescaler in RUN mode (e.g., TB0RUN<TB0PRUN> must be held at a value of 1).

#### (6) Comparators (CP10, CP11)

CP10 and CP11 are 16-bit comparators which compare the value in the up counter UC10 with the value set in TB0RG0H/L or TB0RG1H/L respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB00 or INTTB01 respectively).

### (7) Timer flip-flops (TB0FF0, TB0FF1)

These flip-flops are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C0T1, TB0E1T1, TB0E0T1>.

After a reset the value of TB0FF0 is undefined. If "00" is written to TB0FFCR <TB0FF0C1:0> or <TB0FF1C1:0>, TB0FF0 will be inverted. If "01" is written to the capture registers, the value of TB0FF0 will be set to "1". If "10" is written to the capture registers, the value of TB0FF0 will be set to "0".

Note: If an inversion by the match-detect signal and a setting change via the TB0FFCR register occurs simultaneously, the resultant operation varies depending on the situation, as shown below.

- If an inversion by the match-detect signal and an inversion via the register occur simultaneously, the flip-flop will be inverted only once.
- If an inversion by the match-detect siganl and an attempt to set the flip-flop to 1 via the register occur simultaneously, the flip-flop will be set to 1.
- If an inversion by the match-detect signal and an attmept to cleare the flip-flop to 0 via the register occur simultanerously, the flip-flop will be cleared to 0.

If an inversion by match-detect signal and inversion disable setting occur simultaneously, two case (it is inverted and it is not inverted) are occurred. Therefore, if changing inversion control (inversion enable/disable), stop timer operation beforehand.

The values of TB0FF0 and TB0FF1 can be output via the timer output pins TB0OUT0 (which is shared with PP6) and TB0OUT1 (which is shared with PP7). Timer output should be specified using the port P function register.

## 3.13.3 SFR

## TMRB0 RUN Register

TB0RUN (1180H)

	7	6	5	4	3	2	1	0
Bit symbol	TB0RDE	-			I2TB0	TB0PRUN		TB0RUN
Read/Write	R/W	R/W			R/W	R/W		R/W
After Reset	0	0			0	0		0
	Double	Always			In IDLE2	TMRB0		Up counter
Function	buffer	write "0"			mode	prescaler		(UC10)
1 dilottori	0: disable				0: Stop	0: Stop and		
	1: enable				1: Operate	1: Run (Cou	nt up)	

Count operation

o o an it o por a ii o n		
TROPPIN TROPIN	0	Stop and clear
<tb0prun>, <tb0run></tb0run></tb0prun>	1	Count up

Note: The 1, 4 and 5 of TB0RUN are read as "1" value.

TMRB1 RUN Register

TB1RUN (1190H)

		7	6	5	4	3	2	1	0
1	Bit symbol	TB1RDE	-			I2TB1	TB1PRUN		TB1RUN
	Read/Write	R/W	R/W			R/W	R/W		R/W
	After Reset	0	0			0	0		0
		Double	Always			In IDLE2	TMRB1		Up counter
	Function	buffer	write "0"			mode	prescaler		(UC12)
	Function	0: disable				0: Stop	0: Stop and	clear	
		1: enable				1: Operate	1: Run (Cou	nt up)	

Count operation

TD4DDUN, TD4DUN,	0	Stop and clear
<tb1prun>, <tb1run></tb1run></tb1prun>	1	Count up

Note: The 1, 4 and 5 of TB1RUN are read as "1" value.

Figure 3.13.3 Register for TMRB (1)

TMRB0 Mode Register

TB0MOD (1182H)

Prohibit readmodifywrite

	7	6	5	4	3	2	1	0
Bit symbol	-	1	TB0CP0I	TB0CPM1	ТВ0СРМ0	TB0CLE	TB0CLK1	TB0CLK0
Read/Write	R/	W	W*			R/W		
After Reset	0	0	1	0	0	0	0	0
Function	Always write	e "0".	Software capture control 0: Execute 1: Undefined	Capture timin 00:Disable INT6 occ rising ec 01:TB0IN0 1 INT6 occ rising ec 10: TB0IN0 2 INT6 occ falling ec 11: TA1OUT TA1OUT INT6 occ edge	curs at dge curs at dge ↑ TB0IN0 ↓ curs at dge curs at	Control Up counter 0:Disable 1:Enable	TMRB0 sourd 00: TB0IN0 ir 01: \$T1 10: \$T4 11: \$T16	

TMRB0 source clock

	00	TB0IN0 pin input
TD001 1/4.0	01	φT1
<tb0clk1:0></tb0clk1:0>	10	φТ4
	11	φT16

Control clearing for up counter (UC10)

control oldaring for up od	unito: (00.0	
<tb0cle></tb0cle>	0	Disable
<1BUCLE>	1	Enable clearing by match with TB0RG1

Capture/interrupt timing

Ouptaro/intorrupt timing			
		Capture control	INT6 control
	00	Disable	INT6 occurs at the rising
	01	Capture to TB0CP0H/L at rising edge of TB0IN0	edge of TB0IN0
<tb0cpm1:0></tb0cpm1:0>	10	Capture to TB0CP0H/L at rising edge of TB0IN0 Capture to TB0CP1H/L at falling edge of TB0IN0	INT6 occurs at the rising edge of TB0IN0
	11	Capture to TB0CP0H/L at rising edge of TA10UT Capture to TB0CP1H/L at falling edge of TA10UT	INT6 occurs at the rising edge of TB0IN0

Software capture

<tb0cp0i></tb0cp0i>	0	The value of up counter is captured to TB0CP0H/L
<1B0CP0I>	1	Undefined

Figure 3.13.4 Register for TMRB (2)

TMRB1 Mode Register

TB1MOD (1192H)

Prohibit readmodifywrite

		7	6	5	4	3	2	1	0
)	Bit symbol	_	-	TB1CP0I	TB1CPM1	TB1CPM0	TB1CLE	TB1CLK1	TB1CLK0
	Read/Write	R/W		W*		R/W			
	After Reset	0	0	1	0	0	0	0	0
	Function	Always write	e "0".	Software capture control 0: Execute 1: Undefined	0 0  Capture timing 00:Disable INT7 occurs at rising edge 01:TB1IN0 ↑ INT7 occurs at rising edge 10: TB1IN0 ↑ TB1IN0 ↓ INT7 occurs at falling edge 11: TA3OUT ↑ TA3OUT ↓ INT7 occurs at rising edge		Control Up counter 0:Disable 1:Enable	TMRB1 sourc 00: TB1IN0 ir 01: \$T1 10: \$T4 11: \$T16	

TMRB1 source clock

	00	TB1IN0 pin input				
<tb1clk1:0></tb1clk1:0>	01	φТ1				
	10	φТ4				
	11	φТ16				

Control clearing for up counter (UC12)

Control ocaring for up of	Control dicaring for up counter (CC12)							
<tb1cle></tb1cle>	0	Disable						
	4	Enable clearing by match with						
	'	TB1RG1H/L						

Capture/interrupt timing

_		Capture control	INT7 control
	00	Disable	INT7 occurs at the rising
<tb1cpm1:0></tb1cpm1:0>	01	Capture to TB1CP0H/L at rising edge of TB1IN0	edge of TB1IN0
	10	Capture to TB1CP0H/L at rising edge of TB1IN0 Capture to TB1CP1H/L at falling edge of TB1IN0	INT7 occurs at the rising edge of TB1IN0
	11	Capture to TB1CP0H/L at rising edge of TA3OUT Capture to TB1CP1H/L at falling edge of TA3OUT	INT7 occurs at the rising edge of TB1IN0

Software capture

TD4 CD0L	0	The value of up counter is captured to TB1CP0H/L
<tb1cp0i></tb1cp0i>	1	Undefined (Note)

Figure 3.13.5 Register for TMRB (3)

TMRB0 Flip-Flop Control Register

TB0FFCR (1183H)

Prohibit readmodifywrite

	7	6	5	4	3	2	1	0
Bit symbol	_	-	TB0C1T1	TB0C0T1	TB0E1T1	TB0E0T1	TB0FF0C1	TB0FF0C0
Read/Write	W	<b>/</b> *		R	W		٧	<b>/</b> *
After Reset	1	1	0	0	0	0	1	1
Function	Always write	e "11"	0: Disable trigger 1: Enable trigger				Control TB0FF0 00: Invert 01: Set 10: Clear	
	*Always rea	nd as "11".	When capture capture UC10 to TB0CP1H/L When UC10 When UC10 matches with TB0RG0H/L TB0RG0H/L					ed ad as "11".

### Timer flip-flop control(TB0FF0)

	00	Invert
<tb0ff0c1:0></tb0ff0c1:0>	01	Set to "11"
	10	Clear to "00"
	11	Undefined (Always read as "11")

#### TB0FF0 control

#### Inverted when UC10 value matches the valued in TB0RG0H/L

<tb0e0t1></tb0e0t1>	0	Disable trigger
	1	Enable trigger

#### TB0FF0 control

#### Inverted when UC10 value matches the valued in TB0RG1H/L

involted when co to value materies the value in 1 Borto in 12							
<tr0f1t1></tr0f1t1>	0	Disable trigger					
<idueiii></idueiii>	1	Enable trigger					

### TB0FF0 control

## Inverted when UC10 value is captured into TB0CP0H/L

<tb0c0t1></tb0c0t1>	0	Disable trigger
<1B0C011>	1	Enable trigger

#### TB0FF0 control

## Inverted when UC10 value is captured into TB0CP1H/L

involted when ee're value ie eaptared into 12001 111/2						
<tb0c1t1></tb0c1t1>	0	Disable trigger				
<1B0C111>	1	Enable trigger				

Figure 3.13.6 Register for TMRB (4)

TMRB1 Flip-Flop Control Register

TB1FFCR (1193H)

Prohibit readmodifywrite

	7	6	5	4	3	2	1	0	
Bit symbol	-	-	TB1C1T1	TB1C0T1	TB1E1T1	TB1E0T1	TB1FF0C1	TB1FF0C0	
Read/Write	W	<b>/</b> *		R	W		V	<b>/</b> *	
After Reset	1	1	0	0	0	0	1	1	
Function	Always write	e "11"	0: Disable t	0: Disable trigger 1: Enable trigger				Control TB1FF0 00: Invert 01: Set 10: Clear	
	*Always rea	nd as "11".	When capture UC12 to TB1CP1H/L	When capture UC12 to TB1CP0H/L	11: Don't care  *Always read as "11".				

Timer flip-flop control(TB1FF0)

	00	Invert						
<tb1ff0c1:0></tb1ff0c1:0>	01	Set to "11"						
<1B1FF0C1:0>	10	Clear to "00"						
	11	Don't care						

### TB1FF0 control

Inverted when UC12 value matches the valued in TB1RG0H/L

<tb1f0t1></tb1f0t1>	0	Disable trigger
<1B1E011>	1	Enable trigger

#### TB1FF0 control

Inverted when UC12 value matches the valued in TB1RG1H/L

∠TR1F1T1>	0	Disable trigger
<1B1E111>	1	Enable trigger

#### TB1FF0 control

Inverted when UC12 value is captured into TB1CP0H/L

<tr1c0t1></tr1c0t1>	0	Disable trigger
<1B1C011>	1	Enable trigger

### TB1FF0 control

Inverted when UC12 value is captured into TB1CP1H/L

inverted when OC12 value is captured into TBTCF 111/E							
TD4.04T4	0	Disable trigger					
<tb1c1t1></tb1c1t1>	1	Enable trigger					

Figure 3.13.7 Register for TMRB (5)

		7	6	5	4	3	2	1	0					
TB0RG0L (1188H)	bit Symbol	=	-	-	-	-	ı	=	-					
	Read/Write				V	٧								
	After reset	0	0	0	0	0	0	0	0					
TB0RG0H	bit Symbol	=	-	-	-	-	ı	=	-					
(1189H)	Read/Write	W												
	After reset	0	0	0	0	0	0	0	0					
TB0RG1L	bit Symbol	=	-	-	-	-	ı	=	-					
(118AH)	Read/Write	W												
	After reset	0	0	0	0	0	0	0	0					
TB0RG1H	bit Symbol	=	-	-	-	-	ı	=	-					
(118BH)	Read/Write	W												
	After reset	0	0	0	0	0	0	0	0					
TB1RG0L	bit Symbol	_	_	-	_	_	1	_	_					
(1198H)	Read/Write				V	٧								
	After reset	0	0	0	0	0	0	0	0					
TB1RG0H	bit Symbol	=	-	-	-	-	I	-	-					
(1199H)	Read/Write	W												
	After reset	0	0	0	0	0	0	0	0					
TB1RG1L	bit Symbol	=	-	=	-	-	-	=	-					
(119AH)	Read/Write	W												
	After reset	0	0	0	0	0	0	0	0					
TB1RG1H	bit Symbol	=	-	-	-	-	=	=	-					
(119BH)	Read/Write				\	V								
	After reset	0	0	0	0	0	0	0	0					

Note: All registers are prohibited to execute read-modify-write instruction.

Figure 3.13.8 Register for TMRB (6)

## 3.13.4 Operation in Each Mode

### (1) 16 bit timer mode

Generating interrupts at fixed intervals

In this example, the interrupt INTTB01 is set to be generated at fixed intervals. The interval time is set in the timer register TB0RG1H/L.

```
6
                        5
TB0RUN
                    0
                        Χ
                            Χ
                                                     Stop TMRB0
INTETB0
                                                     Enable INTTB01and set interrupt level 4.
                                                     Disable INTTB00
TB0FFCR
                   1
                        0 0 0
                                   0
                                                     Disable the trigger
TB0MOD
                    0
                            0
                               0
                                                     Select internal clock for input and
                               (** = 01, 10, 11)
                                                     disable the capture function.
TB0RG1
                                                     Set the interval time
                                                     (16 bits).
TB0RUN
                       Х Х –
                                                     Start TMRB0.
```

X: Don't care, -: No change

### (2) 16 bit event counter mode

In 16 bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TB0IN0 pin input) as the input clock. Up counter (UC10) counts up at the rising edge of TB0IN0 input. To read the value of the counter, first perform "software capture" once and read the captured value.

```
TB0RUN
                      Χ
                          Χ
                   0
                                        0
                                                   Stop TMRB0
PPCR
                   Χ
                                         Χ
                                                   Set PP4 to input mode for TB0IN0
PPFC
                           1
INTETB0
                   1
                       0
                          0
                              Χ
                                                   Enable INTTB01 and sets interrupt level 4
                                                   Disable INTTB00
TB0FFCR
                   1
                       0
                          0
                              0
                                 0
                                     1
                                                   Disable trigger
TB0MOD
                   0
                       1
                          0
                                                   Select TB0IN0 as the input clock
                0
                              0
                                  1
TB0RG1
                                                   Set the number of counts
                                                   (16 bit)
TB0RUN
                   0 X X -
                                 1 X 1
                                                   Start TMRB0
```

X: Don't care, -: No change

When used as an event counter, set the prescaler in RUN mode. (TB0RUN < TB0PRUN) = "1")

### (3) 16-bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either low active or high active.

The PPG mode is obtained by inversion of the timer flip-flop TB0FF0 that is to be enabled by the match of the up counter UC10 with timer register TB0RG0H/L or TB0RG1H/L and to be output to TB0OUT0. In this mode the following conditions must be satisfied.

(Value set in TB0RG0) < (Value set in TB0RG1)




Figure 3.13.9 Programmable Pulse Generation (PPG) Output Waveforms

When the TB0RG0H/L double buffer is enabled in this mode, the value of register buffer 10 will be shifted into TB0RG0H/L at match with TB0RG1H/L. This feature facilitates the handling of low-duty waves.




Figure 3.13.10 Operation of double buffer

Note: The values that can be set in TBxRGx range from 0001h to 0000h (equivalent to 10000h). If the maximum value 000h is set, the match-detect signal goes active when the up-counter overflows.

The following block diagram illustrates this mode.




Figure 3.13.11 Block Diagram of 16-Bit Mode

The following example shows how to set 16-bit PPG output mode:

_		7	6	5	4	3	2	1	0	
TB0RUN	$\leftarrow$	0	0	Χ	Χ	_	_	Χ	0	Disable the TB0RG0 double buffer and stop TMRB0.
TB0RG0	$\leftarrow$	*	*	*	*	*	*	*	*	Set the duty ratio
		*	*	*	*	*	*	*	*	(16 bit)
TB0RG1	$\leftarrow$	*	*	*	*	*	*	*	*	Set the frequency
		*	*	*	*	*	*	*	*	(16 bit)
TB0RUN	$\leftarrow$	1	0	Χ	Χ	_	0	Χ	0	Enable the TB0RG0H/L double buffer.
										(The duty and frequency are changed on an INTTB01 interrupt.)
TB0FFCR	$\leftarrow$	Χ	Χ	0	0	1	1	1	0	Set the mode to invert TB0FF0 at the match with
										TB0RG0H/L/TB0RG1H/L. Set TB0FF0 to 0.
TB0MOD	←	0	0	1	0	0	1	*	*	Select the internal clock as the input clock and disable
	`					(** =	= 01,	10,	11)	the capture function.
L PPFC	<b>←</b>	_	1	_	_	_	_	_	Χ	Set PP6 to function as TB0OUT0
TB0RUN	$\leftarrow$	1	0	Χ	Χ	-	1	Χ	1	Start TMRB0.
X: Don't o	are,	-:	No	cha	ang	е				

(4) Application examples of capture function

Used capture function, they can be applied in many ways, for example;

- 1. One-shot pulse output from external trigger pulse
- 2. Frequency measurement
- 3. Pulse width measurement

#### 1. One-shot pulse output from external trigger pulse

Set the up counter UC10 in free-running mode with the internal input clock, input the external trigger pulse from TB0IN0 pin, and load the value of up counter into capture register TB0CP0H/L at the rising edge of the TB0IN0 pin.

When the interrupt INT6 is generated at the rising edge of TB0IN0 input, set the TB0CP0H/L value (c) plus a delay time (d) to TB0RG0H/L (=c+d), and set the above set value (c+d) plus a one-shot pulse width (p) to TB0RG1H/L (=c+d+p).

The TB0FFCR<TB0E1T1, TB0E0T1> register should be set "11" and that the TB0FF0 inversion is enabled only when the up counter value matches TB0RG0H/L or TB0RG1H/L. When interrupt INTTB01 occurs, this inversion will be disabled after one-shot pulse is output.

The (c), (d) and (p) correspond to c, d, and p in the Figure 3.13.12.






Figure 3.13.12 One-shot Pulse Output (with delay)

Example: To output 2ms one-shot pulse with 3ms delay to the external trigger pulse to TB0IN0pin



#### Setting in INTTB01 routine



X: Don't care, -: No change

When delay time is unnecessary, invert timer flip-flop TB0FF0 when the up counter value is loaded into capture register (TB0CP0H/L), and set the TB0CP0H/L value (c) plus the one –shot pulse width (p) to TB0RG1H/L when the interrupt INT6 occurs. The TB0FF0 inversion should be enabled when the up counter (UC10) value matched TB0RG1H/L, and disabled when generating the interrupt INTTB01.




Figure 3.13.13 One-shot Pulse Output (without delay)

#### 2. Frequency measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TB0IN0 pin, and its frequency is measured by the 8 bit timers TMRA01 and the 16 bit timer/event counter (TMRB0).

The TB0IN0 pin input should be selected for the input clock of TMRB0. Set to TB0MOD<TB0CPM1:0>="11". The value of the up counter is loaded into the capture register TB0CP0H/L at the rising edge of the timer flip-flop TA1FF of 8bit timers (TMRA01), and TB0CP1H/L at its falling edge.

The frequency is calculated by the difference between the loaded values in TB0CP0H/L and TB0CP1H/L when the interrupt (INTTA0 or INTTA1) is generated by either 8 bit timer.




Figure 3.13.14 Frequency Measurement

For example, if the value for the level 1 width of TA1FF of the 8 bit timer is set to 0.5[s] and the difference between TB0CP0H/L and TB0CP1H/L is 100, the frequency will be 100/0.5[s] = 200[Hz].

Note: The frequency in this example is calculated with 50% duty.

#### 3. Pulse width measurement

This mode allows measuring the H level width of an external pulse. While keeping the 16 bit timer/event counter counting (free-running) with the internal clock input, the external pulse is input through the TB0IN0 pin. Then the capture function is used to load the UC10 values into TB0CP0H/L and TB0CP1H/L at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT6 occurs at the falling edge of TB0IN0.

The pulse width is obtained from the difference between the values of TB0CP0H/L and TB0CP1H/L and the internal clock cycle.

For example, if the internal clock is 0.8[us] and the difference between TB0CP0H/L and TB0CP1H/L is 100, the pulse width will be  $100 \times 0.8[us]$  =80us

Additionally, the pulse width which is over the UC10 maximum count time specified by the clock source can be measured by changing software.




Figure 3.13.15 Pulse Width Measurement

Note: Only in this pulse width measuring mode(TB0MOD<TB0CPM1:0> "10"), external interrupt INT6 occurs at the falling edge of TB0IN0 pin input. In other modes, it occurs at the rising edge.

The width of L level can be measured by multiplying the difference between the first C1 and the second C0 at the second INT6 interrupt and the internal clock cycle together.

## 3.14 Serial Channels (SIO)

TMP92CZ26A includes 1 serial I/O channel (SIO0). For both channels either UART mode (Asynchronous transmission) or I/O interface mode (Synchronous transmission) can be selected. And, SIO0 includes data modulator that supports the IrDA 1.0 infrared data communication specification.

I/O interface mode
 Mode 0: For transmitting and receiving I/O data using the synchronizing signal SCLK for extending
 UART mode
 UART mode
 T-bit data
 Mode 2: 8-bit data
 Mode 3: 9-bit data

In mode 1 and mode 2, a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (A multi-controller system).

Figure 3.14.1 is block diagrams for each channel.

SIO0 is compounded mainly prescaler, serial clock generation circuit, receiving buffer and control circuit, transmission buffer and control circuit.




Figure 3.14.1 Data Formats

## 3.14.1 Block Diagram




Figure 3.14.2 Block Diagram

# 3.14.2 Operation of Each Circuit

## (1) Prescaler

There is a 6-bit prescaler for generating a clock to SIO0. The prescaler can be run by selecting the baud rate generator as the serial transfer clock.

Table 3.14.1 shows prescaler clock resolution into the baud rate generator.

Table 3.14.1 Prescaler Clock Resolution to Baud Rate Generator

-	Clock gear		Clock Resolution						
	SYSCR1 <gear2:0></gear2:0>	-	фТ0	φТ2	фТ8	φТ32			
	000(1/1)		f <sub>SYS</sub> /4	f <sub>SYS</sub> /16	f <sub>SYS</sub> /64	f <sub>SYS</sub> /256			
	001(1/2)	1/4	f <sub>SYS</sub> /8	f <sub>SYS</sub> /32	f <sub>SYS</sub> /128	f <sub>SYS</sub> /512			
fc	010(1/4)		f <sub>SYS</sub> /16	f <sub>SYS</sub> /64	f <sub>SYS</sub> /256	f <sub>SYS</sub> /1024			
	011(1/8)		f <sub>SYS</sub> /32	f <sub>SYS</sub> /128	f <sub>SYS</sub> /512	f <sub>SYS</sub> /2048			
-	100(1/16)		f <sub>SYS</sub> /64	f <sub>SYS</sub> /256	f <sub>SYS</sub> /1024	f <sub>SYS</sub> /4096			

XXX:Don't care

The baud rate generator selects between 4-clock inputs:  $\phi T0$ ,  $\phi T2$ ,  $\phi T8$ , and  $\phi T32$  among the prescaler outputs.

#### (2) Baud rate generator

The baud rate generator is the circuit which generates transmission/receiving clock and determines the transfer rate of the serial channels.

The input clock to the baud rate generator,  $\phi T0$ ,  $\phi T2$ ,  $\phi T8$  or  $\phi T32$ , is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BR0CR<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or N + (16 - K)/16 to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BR0CR<BR0ADDE, BR0S3:0> and BR0ADD<BR0K3:0>.

#### In UART mode

#### When BR0CR < BR0ADDE > = 0

The settings BR0ADD<BR0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N, which is set in BR0CK<BR0S3:0>. ( $N=1,\,2,\,3\,...\,16$ )

#### When BR0CR<BR0ADDE> = 1

The N + (16 - K)/16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N set in BR0CR<BR0S3:0> (N = 2, 3 ... 15) and the value of K set in BR0ADD<BR0K3:0> (K = 1, 2, 3 ... 15)

Note: If N = 1 or N = 16, the N + (16 - K)/16 division function is disabled. Clear BR0CR<BR0ADDE> to 0.

#### • In I/O interface mode

The N + (16 - K)/16 division function is not available in I/O interface mode. Clear BR0CR<BR0ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

- In UART mode

  Baud rate = Input clock of baud rate generator

  Frequency divider for baud rate generator

  ÷ 16
- In I/O interface mode

  Baud rate = Input clock of baud rate generator

  Frequency divider for baud rate generator

#### Integer divider (N divider)

For example, when the source clock frequency (fc) is 19.6608 MHz, the input clock is  $\phi$ T2, the frequency divider N (BR0CR<BR0S3:0>) = 8, and BR0CR<BR0ADDE> = 0, the baud rate in UART Mode is as follows:

System clock : 1/1
Prescaler clock : 1/2 \*Clock state

Baud Rate = 
$$\frac{f_{\text{C}}/16}{8} \div 16 = 19.6608106 \times 10^6 \div 16 \div 8 \div 16 = 9600 \text{ (bps)}$$

Note: The N + (16 - K) / 16 division function is disabled and setting BR0ADD <BR0K3:0> is invalid.

### • N+(16-K)/16 divider (UART Mode only)

Accordingly, when the source clock frequency (fc) = 15.9744 MHz, the input clock is  $\phi T2$ , the frequency divider N (BR0CR<BR0S3:0>) = 6, K (BR0ADD<BR0K3:0>) = 8, and BR0CR <BR0ADDE> = 1, the baud rate in UART Mode is as follows:

Table 3.14.2 show examples of UART Mode transfer rates.

Additionally, the external clock input is available in the serial clock. (Serial Channel 0). The method for calculating the baud rate is explained below:

#### • In UART Mode

Baud rate = external clock input frequency ÷ 16 It is necessary to satisfy (external clock input cycle)  $\geq 4/f_{SYS}$ 

• In I/O Interface Mode

Baud rate = external clock input frequency

It is necessary to satisfy (external clock input cycle)  $\geq 16/f_{SYS}$ 

Table 3.14.2 Transfer Rate Selection Unit (kbps) (When baud rate generator is used and BR0CR<BR0ADDE> = 0)

f <sub>SYS</sub> [MHz]	Input Clock	φТО	фТ2	φΤ8	φТ32	
.313 [=]	Frequency Divider N	$(f_{SYS}/4)$	( f <sub>SYS</sub> /16)	(f <sub>SYS</sub> /64)	(f <sub>SYS</sub> /256)	
7.3728	1	115.200	28.800	7.200	1.800	
	3	38.400	9.600	2.400	0.600	
	6	19.200	4.800	1.200	0.300	
	A	11.520	2.880	0.720	0.180	
	С	9.600	2.400	0.600	0.150	
	F	7.680	1.920	0.480	0.120	
9.8304	1	153.600	38.400	9.600	2.400	
	2	76.800	19.200	4.800	1.200	
	4	38.400	9.600	2.400	0.600	
	5	30.720	7.680	1.920	0.480	
	8	19.200	4.800	1.200	0.300	
	0	9.600	2.400	0.600	0.150	
44.2368	6	115.20	28.800	7.200	1.800	
	9	76.800	19.200	4.800	1.200	
58.9824	2	460.800	115.200	28.800	7.200	
	3	307.200	76.800	19.200	4.800	
	5	184.320	46.080	11.520	2.880	
	6	153.600	38.400	9.600	2.400	
	8	115.200	28.800	7.200	1.800	
	С	76.800	19.200	4.800	1.200	
	F	61.440	15.360	3.840	0.960	
73.728	1	1152.000	288.000	72.000	18.000	
<b>^</b>	3	384.000	96.000	24.000	6.000	
<u> </u>	6	192.000	48.000	12.000	3.000	
<u> </u>	A	115.200	28.800	7.200	1.800	
<u> </u>	С	96.000	24.000	6.000	1.500	
<b>↑</b>	F	76.800	19.200	4.800	1.200	

Note: Transfer rates in I/O interface mode are eight times faster than the values given above.

Timer out clock (TA0TRG) can be used for source clock of UART mode only.

Calculation method the frequency of TA0TRG

Frequency of TA0TRG = Baud rate  $\times$  16

Note: In case of I/O interface mode, prohibit to use TA0TRG for source clock.

#### (3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

#### • In I/O Interface Mode

In SCLK Output Mode with the setting SC0CR < IOC > = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK Input Mode with the setting SC0CR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SC0CR<SCLKS> register to generate the basic clock.

#### • In UART Mode

The SC0MOD0 <SC1:0> setting determines whether the baud rate generator clock, the internal clock  $f_{IO}$ , the match detect signal from timer TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.

#### (4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART Mode, which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times - on the 7th, 8th and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 is taken to be 0.

#### (5) Receiving control

#### • In I/O Interface Mode

In SCLK Output Mode with the setting SC0CR < IOC > = 0, the RXD0 signal is sampled on the rising or falling edge of the shift clock which is output on the SCLK0 pin, according to the SC0CR < SCLKS > setting.

In SCLK Input Mode with the setting SC0CR<IOC> = 1, the RXD0 signal is sampled on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting

#### • In UART Mode

The receiving control block has a circuit, which detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

# (6) The Receiving Buffers

To prevent Overrun errors, the Receiving Buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in Receiving Buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in Receiving Buffer 1, the stored data is transferred to Receiving Buffer 2 (SC0BUF); these causes an INTRX0 interrupt to be generated. The CPU only reads Receiving Buffer 2 (SC0BUF). Even before the CPU reads receiving Buffer 2 (SC0BUF), the received data can be stored in Receiving Buffer 1. However, unless Receiving Buffer 2 (SC0BUF) is read before all bits of the next data are received by Receiving Buffer 1, an overrun error occurs. If an Overrun error occurs, the contents of Receiving Buffer 1 will be lost, although the contents of Receiving Buffer 2 and SC0CR<RB8> will be preserved.

SC0CR<RB8> is used to store either the parity bit - added in 8-Bit UART Mode - or the most significant bit (MSB) - in 9-Bit UART Mode.

In 9-Bit UART Mode the wake-up function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

# SIO interrupt mode is selectable by the register SIMC.

Note1: The double buffer structure does not support SC0CR<RV08>.

Note2: If the CPU reads receive buffer 2 while data is being transferred from receive buffer 1 to receive buffer 2, the data may not be read properly. To avoid this situation, a read of receive buffer 2 should be triggered by a receive interrupt.

### (7) Notes for Using Receive Interrupts

- Receive interrupts can be detected either in level or edge mode. For details, see the
  description of the SIO/SEI receive interrupt mode select register SIMC in the
  section on interrupts.
- When receive interrupts are set to level mode, once an interrupt occurs, the same interrupt will occur repeatedly even after control has jumped to the interrupt routine unless interrupts are disabled.

#### (8) Transmission counters

The transmission counter is a 4-bit binary counter which is used in UART Mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.




Figure 3.14.3 Generation of the transmission clock

#### (8) Transmission controller

# • In I/O Interface Mode

In SCLK Output Mode with the setting SC0CR < IOC > = 0, the data in the Transmission Buffer is output one bit at a time to the TXD0 pin on the rising edge or falling of the shift clock which is output on the SCLK0 pin, according to the SC0CR < SCLKS > setting.

In SCLK Input Mode with the setting SC0CR<IOC> = 1, the data in the Transmission Buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

### • In UART Mode

When transmission data sent from the CPU is written to the Transmission Buffer, transmission starts on the rising edge of the next TXDCLK.

## Handshake function

Serial Channels 0 has a  $\overline{\text{CTS0}}$  pin. Use of this pin allows data can be sent in units of one frame; thus, Overrun errors can be avoided. The handshake functions is enabled or disabled by the SC0MOD <CTSE> setting.

When the CTS0 pin goes High on completion of the current data send, data transmission is halted until the CTS0 pin goes Low again. However, the INTTX0 Interrupt is generated, it requests the next data send to the CPU. The next data is written in the Transmission Buffer and data sending is halted.

Though there is no  $\overline{\text{RTS}}$  pin, a handshake function can be easily configured by setting any port assigned to be the  $\overline{\text{RTS}}$  function. The  $\overline{\text{RTS}}$  should be output "High" to request send data halt after data receive is completed by software in the RXD interrupt routine.





Figure 3.14.4 Handshake function



Note 1: (1) If the CTS0 signal goes High during transmission, no more data will be sent after completion of the current transmission.

Note 2: (2) Transmission starts on the first falling edge of the TXDCLK clock after the CTS0 signal has fallen.

Figure 3.14.5 CTS0 (Clear to send) Timing

### (9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU form the least significant bit (LSB) in order. When all the bits are shifted out, the transmission buffer becomes empty and generates an INTTX0 interrupt.

# (10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SCOCR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SC0BUF. The data is transmitted after the parity bit has been stored in SC0BUF<TB7> in 7-bit UART mode or in SC0MOD0<TB8> in 8-bit UART mode. SC0CR<PE> and SC0CR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SC0BUF), and then compared with SC0BUF<RB7> in 7-bit UART mode or with SC0CR<RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SC0CR<PERR> flag is set.

# (11) Error flags

Three error flags are provided to increase the reliability of data reception.

#### 1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

The below is a recommended flow when the overrun error is generated.

- (INTRX interrupt routine)
- 1) Read receiving buffer
- 2) Read error flag
- 3) If  $\langle OERR \rangle = 1$

then

- a) Set to disable receiving (Write 0 to SC0MOD0<RXE>)
- b) Wait to terminate current frame
- c) Read receiving buffer
- d) Read error flag
- e) Set to enable receiving (Write 1 to SC0MOD0<RXE>)
- f) Request to transmit again
- 4) Others

Note: Overrun errors are generated only with regard to receive buffer 2 (SC0BUF). Thus, if SC0CR<RB8> is not read. no overrun error will occur.

# 2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

Note: The parity error flag is cleared every time it is read. However, if a parity error is detected w\u00e4twice in succession and the parity error flag is read between the two parity errors, it may seem as if the flag had not been cleared. To avoid this situation, a read of the parity error flag should be riggered by a receive interrupt.

# 3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a Framing error is generated.

# (12) Timing generation

# a. In UART Mode

# Receiving

Mode	9-Bit (Note)	8-Bit + Parity (Note)	8-Bit, 7-Bit + Parity, 7-Bit
Interrupt timing	Center of last bit (bit 8)	Center of last bit (parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing		Center of last bit (parity bit)	Center of stop bit
Overrun error timing	Center of last bit (bit 8)	Center of last bit (parity bit)	Center of stop bit

Note1: In 9-Bit and 8-Bit + Parity Modes, interrupts coincide with the ninth bit pulse.

Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

Note2: The higher the transfer rate, the later than the middle receive interrupts and errors occur.

# Transmitting

Mode	9-Bit	8-Bit + Parity	8-Bit, 7-Bit + Parity, 7-Bit				
Interrupt timing	Just before stop bit is	Just before stop bit is	Just before stop bit			is	
	transmitted	transmitted	transmitted				

# b. I/O interface

Transmission	SCLK Output Mode	Immediately after last bit. (See Figure 3.14.13.)						
Interrupt	SCLK Input Mode	Immediately after rise of last SCLK signal Rising Mode, or						
timing		immediately after fall in Falling Mode. (See Figure 3.14.14.)						
Receiving	SCLK Output Mode	Timing used to transfer received to data Receive Buffer 2 (SC0BUF)						
Interrupt		(i.e. immediately after last SCLK). (See Figure 3.14.15.)						
timing	SCLK Input Mode	Timing used to transfer received data to Receive Buffer 2 (SC0BUF)						
		(i.e. immediately after last SCLK). (See Figure 3.14.16.)						

### 3.14.3 SFR






Figure 3.14.6 Serial Mode Control Register (channel 0, SC0MOD0)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.14.7 Serial Control Register (channel 0, SC0CR)




Note1:Availability of +(16-K)/16 division function

N	UART mode	I/O mode
2 to 15		×
1,16	×	×

The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function.Don't use in I/O interface mode.

Note2:Set BR0CR <BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD<br/>
BR0K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR0ADD register do not affext operation, and undefined data is read from these unused bits.

Figure 3.14.8 Baud rate generator control (channel 0, BR0CR, BR0ADD)



Note: Prohibit read modify write for SC0BUF.

Figure 3.14.9 Serial Transmission/Receiving Buffer Registers (channel 0, SC0BUF)

		7	6	5	4	3	2	1	0
SC0MOD1	Bit symbol	1280	FDPX0						/
(1205H)	Read/Write	R/W	R/W						
	After Reset	0	0						
		IDLE2	duplex						
	Function	0: Stop	0: half						
		1: Run	1: full						

Figure 3.14.10 Serial Mode Control Register 1 (channel 0, SC0MOD1)

TOSHIBA

# 3.14.4 Operation in each mode

# (1) Mode 0 (I/O Interface Mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.14.11 SCLK Output Mode connection example




Figure 3.14.12 Example of SCLK Input Mode Connection

### a. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the Transmission Buffer. When all data is output, INTESO <ITX0C> will be set to generate the INTTX0 interrupt.




Figure 3.14.13 Transmitting Operation in I/O Interface Mode (SCLK0 Output Mode)

In SCLK Input Mode, 8-bit data is output on the TXD0 pin when the SCLK0 input becomes active after the data has been written to the Transmission Buffer by the CPU.

When all data is output, INTES0 <ITX0C> will be set to generate INTTX0 interrupt.




Figure 3.14.14 Transmitting Operation in I/O Interface Mode (SCLK0 Input Mode)

# b. Receiving

In SCLK Output Mode the synchronous clock is output on the SCLK0 pin and the data is shifted to Receiving Buffer 1. This is initiated when the Receive Interrupt flag INTESO<IRX0C> is cleared as the received data is read. When 8-bit data is received, the data is transferred to Receiving Buffer 2 (SC0BUF) following the timing shown below and INTESO<IRX0C> is set to 1 again, causing an INTRX0 interrupt to be generated.

Setting SC0MOD0<RXE> to 1 initiates SCLK0 output.




Figure 3.14.15 Receiving operation in I/O Interface Mode (SCLK0 Output Mode)

In SCLK Input Mode the data is shifted to Receiving Buffer 1 when the SCLK input goes active. The SCLK input goes active when the Receive Interrupt flag INTES0 <IRX0C> is cleared as the received data is read. When 8-bit data is received, the data is shifted to Receiving Buffer 2 (SC0BUF) following the timing shown below and INTES0 <IRX0C> is set to 1 again, causing an INTRX0 interrupt to be generated.




Figure 3.14.16 Receiving Operation in I/O interface Mode (SCLK0 Input Mode)

Note: The system must be put in the Receive Enable state (SC0MOD0<RXE> = 1) before data can be received.

c. Transmission and Receiving (Full Duplex Mode)

When Full Duplex Mode is used, set the Receive Interrupt Level to 0 and set enable the level of transmit interrupt(1 to 6). Ensure that the program which transmits the interrupt reads the receiving buffer before setting the next transmit data. The following is an example of this:

Example: Channel 0, SCLK output

Baud rate = 9600 bps fsys = 2.4576 MHz

Main	routine

5 2 0 3 INTES0 Set the INTTX0 level to 1. Set the INTRX0 level to 0. Set P90, P91 and P92 to function as the TXD0, P9CR X X XΧ Χ P9FC Χ Χ Х RXD0 and SCLK0 pins respectively. 0 SC0MOD0 0 Select I/O interface mode. SC0MOD1 Χ Select full duplex mode. SC0CR 0 SCLK0 output mode, select rising edge BR0CR 0 0 Baud rate = 9600 bps. SC0MOD0 Enable receiving. SC0BUF Set the transmit data and start. INTTX0 interrupt routine

 $A_{CC} \leftarrow SC0BUF$  Read the receiving buffer. SC0BUF \* \* \* \* \* \* \* \* Set the next transmit data.


X: Don't care, -: No change

# (2) Mode 1 (7-bit UART Mode)

7-Bit UART Mode is selected by setting the Serial Channel Mode Register SC0MOD0<SM1:0> field to 01.

In this mode a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the Serial Channel Control Register SC0CR<PE> bit; whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (enabled).


Setting example: When transmitting data of the following format, the control registers should be set as described below.




# (3) Mode 2 (8-Bit UART Mode)

8-Bit UART Mode is selected by setting SC0MOD0<SM1,SM0> to 10. In this mode a parity bit can be added (use of a parity bit is enabled or disabled by the setting of SC0CR<PE>); whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (enabled).

Setting example: When receiving data of the following format, the control registers should be set as described below.






# (4) Mode 3 (9-Bit UART Mode)

9-Bit UART Mode is selected by setting SC0MOD0<SM1:0> to 11. In this mode parity bit cannot be added.

In the case of transmission the MSB (9th bit) is written to SC0MOD0<TB8>. In the case of receiving it is stored in SC0CR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SC0BUF data.

# Wake-up function

In 9-Bit UART Mode, the wake-up function for slave controllers is enabled by setting SC0MOD0<WU> to 1. The interrupt INTRX0 can only be generated when <RB8>=1.




Note: The TXD pin of each slave controller must be in Open-Drain Output Mode.


Figure 3.14.17 Serial Link using Wake-up function

# Protocol

- 1. Select 9-Bit UART Mode on the master and slave controllers.
- 2. Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- 3. The master controller transmits data one frame at a time. Each frame includes an 8-bit select code which identifies a slave controller. The MSB (bit 8) of the data (<TB8>) is set to 1.




- 4. Each slave controller receives the above frame. Each controller checks the above select code against its own select code. The controller whose code matches clears its <WU> bit to 0.
- 5. The master controller transmits data to the specified slave controller (the controller whose SC0MOD0<WU> bit has been cleared to 0). The MSB (bit 8) of the data (<TB8>) is cleared to 0.



6. The other slave controllers (whose <WU> bits remain at 1) ignore the received data because their MSBs (bit 8 or <RB8>) are set to 0, disabling INTRX0 interrupts. The slave controller whose <WU> bit = 0 can also transmit to the master controller. In this way it can signal the master controller that the data transmission from the master controller has been completed.

Setting example: To link two slave controllers serially with the master controller using the internal clock  $f_{IO}$  as the transfer clock.



# • Setting the master controller

Main routine

← X X X X X - 0 1 P9CR Set P90 and P91 to function as the TXD0 and RXD0 pins P9FC  $\leftarrow$  - - X X X - X 1 respectively.  $\leftarrow$  X 1 0 0 X 1 0 1 INTES0 Enable the INTTX0 interrupt and set it to Interrupt Level 4. Enable the INTRX0 interrupt and set it to Interrupt Level 5.  $\mathsf{SC0MOD0} \ \leftarrow \ 1 \ \ 0 \ \ 1 \ \ 0 \ \ 1 \ \ 1 \ \ 0$ Set f<sub>IO</sub> as the transmission clock for 9-Bit UART Mode. SC0BUF  $\leftarrow \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1$ Set the select code for slave controller 1. Interrupt routine (INTTX0)

### • Setting the slave controller

Main routine

Interrupt routine (INTRX0)

 $\label{eq:acc} \mbox{Acc} \leftarrow \mbox{SC0BUF}$  if Acc =Select code  $\mbox{Then SC0MOD0} \leftarrow ---0 --- \mbox{Clear} < \mbox{WU> to } 0.$ 

# 3.14.5 Support for IrDA

SIO0 includes support for the IrDA 1.0 infrared data communication specification. Figure 3.14.8 shows the block diagram.




Figure 3.14.18 Block Diagram

#### (1) Modulation of the transmission data

When the transmit data is 0, the modem outputs 1 to TXD0 pin with either 3/16 or 1/16 times for width of baud-rate. The pulse width is selected by the SIRCR<PLSEL>. When the transmit data is 1, the modem outputs 0.




Figure 3.14.19 Transmission example

#### (2) Modulation of the receive data

When the receive data is the effective width of pulse "1", the modem outputs "0" to SIO0. Otherwise the modem outputs "1" to SIO0. The effective pulse width is selected by SIRCR<SIRWD3 to SIRWD0>.




Figure 3.14.20 Receiving example

# (3) Data format

The data format is fixed as follows:

Data length: 8-bitParity bits: noneStop bits: 1bit

# (4) SFR

Figure 3.14.21 shows the control register SIRCR. Set the data SIRCR during SIO0 is stopping. The following example describes how to set this register:

1) SIO setting ; Set the SIO to UART Mode.

↓
2) LD (SIRCR), 07H ; Set the receive data pulse width to 16×.

3) LD (SIRCR), 37H ; TXEN, RXEN Enable the Transmission and receiving.

↓
4) Start transmission ; The modem operates as follows:
 and receiving for SIO0 • SIO0 starts transmitting.
 • IR receiver starts receiving.

#### (5) Notes

### 1. Baud rate for IrDA

When IrDA is operated, set 01 to SC0MOD0<SC1:0> to generate baud-rate.

The setting except above (TA0TRG, f<sub>IO</sub> and SCLK0-input) cannot be used.

### 2. The pulse width for transmission

The IrDA 1.0 specification is defined in Table 3.14.3.

Rate Tolerance Pulse Width Pulse Width Pulse width **Baud Rate** Modulation (% of rate) (minimum) (typical) (maximum) 2.4 kbps RZI  $\pm 0.87$  $1.41~\mu s$  $88.55 \, \mu s$  $78.13 \, \mu s$ RZI 1.41 μs 9.6 kbps  $\pm 0.87$ 19.53 μs  $22.13 \, \mu s$ 19.2 kbps RZI  $\pm 0.87$ 1.41 μs  $9.77~\mu s$  $11.07 \mu s$ 1.41 μs 38.4 kbps RZI ±0.87 4.88 μs 5.96 μs RZI ±0.87 1.41 μs 57.6 kbps  $3.26~\mu s$ 4.34 μs 115.2 kbps RZI ±0.87 1.41 μs  $1.63 \mu s$ 2.23 μs

Table 3.14.3 Baud rate and pulse width specifications

The infra-red pulse width is specified either baud rate  $T \times 3/16$  or 1.6  $\mu s$  (1.6  $\mu s$  is equal to 3/16 pulse width when baud rate is 115.2 kbps).

The TMP92CZ26A has the function selects the pulse width of Transmission either 3/16 or 1/16. But 1/16 pulse width can be selected when the baud rate is equal or less than 38.4 kbps.

As the same reason, +(16-k)/16 division function in the baud rate generator of SIO0 can not be used to generate 115.2 kbps baud rate.

Also when the 38.4 kbps and 1/16 pulse width, +(16-K)/16 division function can not be used.

rable of the parameter (10 11), to anticion allower											
Pulse Width		Baud Rate									
	115.2 Kbps	57.6 Kbps	38.4 Kbps	19.2 Kbps	9.6 Kbps	2.4 Kbps					
T × 3/16	× (Note)	0	0	0	0	0					
T v 1/16			· ·	0	0	0					

Table 3.14.4 Baud rate and pulse width for (16 - K) / 16 division function

Note: Can be used (16 - K)/16 division function at a special condition.

<sup>○:</sup> Can be used (16 - K)/16 division function

x: Cannot be used (16 - K)/16 division function

<sup>-:</sup> Cannot be set to 1/16 pulse width




Figure 3.14.21 IrDA Control Register

# 3.15 Serial Bus Interface (SBI)

The TMP92CZ26A has a 1-channel serial bus interface which an  $I^2C$  bus mode. This circuit supports only  $I^2C$  bus mode (Multi master).

The serial bus interface is connected to an external device through PV6 (SDA) and PV7 (SCL) in the  $I^2C$  bus mode.

Each pin is specified as follows.

	PVFC2 <pv7f2, pv6f2=""></pv7f2,>	PVCR <pv7c, pv6c=""></pv7c,>	PVFC <pv7f, pv6f=""></pv7f,>
I <sup>2</sup> C bus mode	11	11	11

# 3.15.1 Configuration




Figure 3.15.1 Serial bus interface (SBI)

# 3.15.2 Serial Bus Interface (SBI) Control


The following registers are used to control the serial bus interface and monitor the operation status.

- Serial bus interface control register 0 (SBICR0)
- Serial bus interface control register 1 (SBICR1)
- Serial bus interface control register 2 (SBICR2)
- Serial bus interface data buffer register (SBIDBR)
- I<sup>2</sup>C bus address register (I2CAR)
- Serial bus interface status register (SBISR)
- Serial bus interface baud rate register 0 (SBIBR0)


# 3.15.3 The Data Formats in the I<sup>2</sup>C Bus Mode

The data formats in the I<sup>2</sup>C bus mode is shown below.


### (a) Addressing format



(b) Addressing format (with restart)



(c) Free data format (data transferred from master device to slave device)



S: Start condition

 $R/\overline{W}$ : Direction bit ACK: Acknowledge bit P: Stop condition

Figure 3.15.2 Data format in the I<sup>2</sup>C bus mode

# 3.15.4 I<sup>2</sup>C Bus Mode Control Register

The following registers are used to control and monitor the operation status when using the serial bus interface (SBI) in the  $I^2C$  bus mode.

# Serial Bus Interface Control Register 0

SBICR0 (1247H)

Prohibit Readmodify-Write

	7	6	5	4	3	2	1	0
Bit symbol	SBIEN	-	ı	-	ı	-	-	ı
Read/Write	R/W		-	_	R	_	_	-
After Reset	0	0	0	0	0	0	0	0
Function	SBI operation	Always read	d "0".					
	0 : disable 1 : enable							

<SBIEN>: When using SBI, <SBIEN> should be set "1" (SBI operation enable) before setting each register of SBI module.

Figure 3.15.3 Registers for the I<sup>2</sup>C bus mode

# Serial Bus Interface Control Register 1

SBICR1 (1240H)

Prohibit Readmodifywrite

	7	6	5	4	3	2	1	0
Bit symbol	BC2	BC1	BC0	ACK	-	SCK2	SCK1	SCK0/ SWRMON
Read/Write		R/W		R/W	R	R/	W	R/W
After Reset	0	0	0	0	1	0	0	0/1 (Note2)
Function	Number of t (Note 1)	transferred b		Acknowledge mode specification 0: Not generate 1: Generate	Always read as "1".	Internal se software re		election and

Internal serial clock selection <SCK2:0> at write

f<sub>SYS</sub>=80MHz (Output to SCL pin), Clock gear = fc/1 001 n = 5010 System Clock: fSYS n = 6011 n=7(=80MHz) kHz Clock Gear : fc/1 100 n = 868  $fscl = \frac{1515}{2^n + 35}$ 101 n = 936 kHz 110 n = 1018 kHz (Reserved) (Reserved)

Software reset state monitor <SWRMON> at read

0 During software reset

1 (Initial Data)

Acknowledge mode specification

Not generate clock pulse for acknowledge signal
 Generate clock pulse for acknowledge signal

Number of bits transferred

Number of bits transiened									
	<ack></ack>	= 0	<ack> = 1</ack>						
<bc2:0></bc2:0>	Number of	Bits	Number of	Bits					
	clock pulses		clock pulses						
000	8	8	9	8					
001	1	1	2	1					
010	2	2	3	2					
011	3	3	4	3					
100	4	4	5	4					
101	5	5	6	5					
110	6	6	7	6					
111	7	7	8	7					

Note1: For the frequency of the SCL line clock, see 3.15.5 (3) Serial clock.

Note2: The initial data of SCK0 is "0", the initial data of SWRMON is "1" if SBI operation is enable (SBICR0<SBIEN>="1"). If SBI operation is disable (SBICR0<SBIEN>="0"), the initial data of SWRMON is "0".

Note3: This I<sup>2</sup>C bus circuit does not support Fast-mode, it supports the Standard mode only. Although the I<sup>2</sup>C bus circuit itself allows the setting of a baud rate over 100kbps, the compliance with the I<sup>2</sup>C specification is not guaranteed in that case.

Figure 3.15.4 Registers for the I<sup>2</sup>C bus mode

Serial Bus Interface Control Register 1

SBICR2 (1243H)

Prohibit Readmodifywrite

		Seliai	Dus IIIleii	ace Contro	ritegister	I		
	7	6	5	4	3	2	1	0
Bit symbol	MST	TRX	BB	PIN	SBIM1	SBIM0	SWRST1	SWRST0
Read/Write		V	V		W (N	ote 1)	W (N	ote 1)
After reset	0	0	0	1	0	0	0	0
Function	Master/Slave	Transmitter	Start/Stop	Cancel	Serial bus int	erface	Software reset generate	
	selection	/Receiver	condition	INTSBI	operating mo	de selection	write "10" and "01", then	
	0:Slave	selection	Generation	interrupt	(Note 2)		an internal reset signal is	
	1:Master	0:Receiver	0:Generate	request	00: Port mod	е	generated.	
		1:Transmitter	stop	0:Don't care	01: (Reserve	d)		
			condition	1:Cancel	10: I <sup>2</sup> C Bus n	node		
			1:Generate	interrupt	11: (Reserve	d)		
			start	request				
			condition					

 $\rightarrow$ 

Serial bus interface operating mode selection (Note2)

00	Port Mode (Serial Bus Interface output disabled)						
01	Reserved						
10	I <sup>2</sup> C Bus Mode						
11	Reserved						

Note 1: Reading this register functions as SBISR register.

Note 2: Switch a mode to port mode after confirming that the bus is free.


Switch a mode between  $I^2C$  bus mode and port mode after confirming that input signals via port are high-level.

Figure 3.15.5 Registers for the I<sup>2</sup>C bus mode

Table 3.15.1Resolution of base clock

 $@f_{SYS} = 80MHz$ 

Clock Gear <gear1:0></gear1:0>	Base Clock Resolution
000(fc)	f <sub>SYS</sub> /2 <sup>2</sup> (50ns)
001(fc/2)	f <sub>SYS</sub> /2 <sup>3</sup> (0.1us)
010(fc/4)	f <sub>SYS</sub> /2 <sup>4</sup> (0.2us)
011(fc/8)	f <sub>SYS</sub> /2 <sup>5</sup> (0.4us)
100(fc/16)	f <sub>SYS</sub> /2 <sup>6</sup> (0.8us)



Note1: Writing in this register functions as SBICR2.

Note2: The initialdata SBISR<PIN> is "1" if SBI operation is enable (SBICR0<SBIEN>="1"). If SBI operation is disable (SBICR0<SBIEN>="0"), the initialdata of SBISR<PIN> is "0".

Figure 3.15.6 Registers for the I<sup>2</sup>C bus mode

> Serial Bus Interface Baud Rate Register 0 7 6 5 2 1 0 I2SBI Bit symbol Read/Write W R/W R R/W After reset 0 0 1 1 0 Function Always IDLE2 Always read as "1" Always read "0" 0: Stop write "0".

SBIBR0 (1244H) Prohibit Read-modify -write

SBIDBR (1241H)Prohibit Read-mod -write

Operation during IDLE 2 mode

0	Stop
1	Operation

Serial Bus Interface Data Buffer Register

		7	6	5	4	3	2	1	0	
	Bit symbol	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
	Read/Write	R (received)/W (transfer)								
	After reset									
dify		Undefined								

Note1: When writing transmitted data, start from the MSB (bit 7). Receiving data is placed from LSB(bit0).

Note2: SBIDBR can't be read the written data because of it has buffer for writing and buffer for reading individually. Therefore Read modify write instruction (e.g. "BIT" instruction ) is prohibitted.

Note3:Written data to SBIDBR is cleared by INTSBI signal.

1: Run

I<sup>2</sup>C Bus Address Register

		7	6	5	4	3	2	1	0
I2CAR	Bit symbol	SA6	SA5	SA4	SA3	SA2	SA1	SA0	ALS
(1242H)	Read/Write	R/W							
Prohibit	After reset	0	0	0	0	0	0	0	0
Read-modify	odify Function Slave address selection for when device is operating as slave device						Address		
-write									recognition
									mode
									specification

Address recognition mode specification Slave address recognition Non slave address recognition

Figure 3.15.7 Registers for the I<sup>2</sup>C bus mode

# 3.15.5 Control in I<sup>2</sup>C Bus Mode

# (1) Acknowledge Mode Specification

When slave address is matched or detecting GENERAL CALL, and set the SBICR1<ACK> to "1", TMP92CZ26A operates in the acknowledge mode. The TMP92CZ26A generates an additional clock pulse for an Acknowledge signal when operating in Master Mode. In the transmitter mode during the clock pulse cycle, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA pin is set to the Low in order to generate the acknowledge signal.

Clear the <ACK> to "0" for operation in the Non-Acknowledge Mode; The TMP92CZ26A does not generate a clock pulse for the Acknowledge signal when operating in the Master Mode.

#### (2) Number of transfer bits

The SBICR1<BC2:0> is used to select a number of bits for next transmitting and receiving data.

Since the <BC2:0> is cleared to 000 as a start condition, a slave address and direction bit transmission are executed in 8 bits. Other than these, the <BC2:0> retains a specified value.

#### (3) Serial clock

#### a. Clock source

The SBICR1 <SCK2:0> is used to select a maximum transfer frequency outputted on the SCL pin in Master Mode. Set the baud rates, which have been calculated according to the formula below, to meet the specifications of the I2C bus, such as the smallest pulse width of  $t_{\text{LOW}}$ .




Figure 3.15.8 Clock source

### b. Clock synchronization

In the I<sup>2</sup>C bus mode, in order to wired-AND a bus, a master device which pulls down a clock line to low-level, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

The TMP92CZ26A has a clock synchronization function for normal data transfer even when more than one master exists on the bus.

The example explains the clock synchronization procedures when two masters simultaneously exist on a bus.




Figure 3.15.9 Clock synchronization

As Master A pulls down the internal SCL output to the Low level at point "a", the SCL line of the bus becomes the Low-level. After detecting this situation, Master B resets a counter of High-level width of an own clock pulse and sets the internal SCL output to the Low-level.

Master A finishes counting Low-level width of an own clock pulse at point "b" and sets the internal SCL output to the High-level. Since Master B holds the SCL line of the bus at the Low-level, Master A wait for counting high-level width of an own clock pulse. After Master B finishes counting low-level width of an own clock pulse at point "c" and Master A detects the SCL line of the bus at the High-level, and starts counting High-level of an own clock pulse. The clock pulse on the bus is determined by the master device with the shortest High-level width and the master device with the longest Low-level width from among those master devices connected to the bus.

### (4) Slave address and address recognition mode specification

When the TMP92CZ26A is used as a slave device, set the slave address <SA6:0> and <ALS> to the I2CAR. Clear the <ALS> to "0" for the address recognition mode.

### (5) Master/Slave selection

Set the SBICR2<MST> to "1" for operating the TMP92CZ26A as a master device. Clear the SBICR2<MST> to "0" for operation as a slave device. The <MST> is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

#### (6) Transmitter/Receiver selection

Set the SBICR2<TRX> to "1" for operating the TMP92CZ26A as a transmitter. Clear the <TRX> to "0" for operation as a receiver.

In Slave Mode,

- Data with an addressing format is transferred
- A slave address with the same value that an I2CAR
- A GENERAL CALL is received (all 8-bit data are "0" after a start condition)

The <TRX> is set to "1" by the hardware if the direction bit (R/W) sent from the master device is "1", and is cleared to "0" by the hardware if the bit is "0".

In the Master Mode, after an Acknowledge signal is returned from the slave device, the <TRX> is cleared to "0" by the hardware if a transmitted direction bit is "1", and is set to "1" by the hardware if it is "0". When an Acknowledge signal is not returned, the current condition is maintained.

The <TRX> is cleared to "0" by the hardware after a stop condition on the  $I^2C$  bus is detected or arbitration is lost.

# (7) Start/Stop condition generation

When the SBISR<BB> is "0", slave address and direction bit which are set to SBIDBR are output on a bus after generating a start condition by writing "1" to the SBICR2 <MST, TRX, BB, PIN>. It is necessary to set transmitted data to the data buffer register (SBIDBR) and set "1" to <ACK> beforehand.




Figure 3.15.10 Start condition generation and slave address generation

When the <BB> is "1", a sequence of generating a stop condition is started by writing "1" to the <MST, TRX, PIN>, and "0" to the <BB>. Do not modify the contents of <MST, TRX, BB, PIN> until a stop condition is generated on a bus.




Figure 3.15.11 Stop condition generation

The state of the bus can be ascertained by reading the contents of SBISR<BB>. SBISR<BB> will be set to 1 if a start condition has been detected on the bus, and will be cleared to 0 if a stop condition has been detected.

SCL pin

(Master B) SDA pin

Internal SDA output (Master A)

Internal SDA output

# (8) Interrupt service requests and interrupt cancellation

When a serial bus interface interrupt request (INTSBI) occurs, the SBICR2 <PIN> is cleared to "0". During the time that the SBICR2 <PIN> is "0", the SCL line is pulled down to the Low level.

The <PIN> is cleared to "0" when a 1-word of data is transmitted or received. Either writing/reading data to/from SBIDBR sets the <PIN> to "1".

The time from the <PIN> being set to "1" until the SCL line is released takes tLOW. In the address recognition mode (<ALS> = "0"), <PIN> is cleared to "0" when the received slave address is the same as the value set at the I2CAR or when a GENERAL CALL is received (all 8-bit data are "0" after a start condition). Although SBICR2<PIN> can be set to "1" by the program, the <PIN> is not clear it to "0" when it is written "0".

### (9) Serial bus interface operation mode selection

SBICR2<SBIM1:0> is used to specify the serial bus interface operation mode. Set SBICR2< SBIM1:0> to "10" when the device is to be used in I<sup>2</sup>C Bus Mode after confirming pin condition of serial bus interface to "H".

Switch a mode to port after confirming a bus is free.


#### (10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on the bus in  $I^2C$  Bus Mode, a bus arbitration procedure has been implemented in order to guarantee the integrity of transferred data.

In case set start condition bit with bus is busy, start condition is not output on SCL and SDA pin, but arbitration lost is generated.

Data on the SDA line is used for I<sup>2</sup>C bus arbitration.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on the bus. Master A and Master B output the same data until point "a". After Master A outputs "L" and Master B, "H", the SDA line of the bus is wire-AND and the SDA line is pulled down to the Low-level by Master A. When the SCL line of the bus is pulled up at point b, the slave device reads the data on the SDA line, that is, data in Master A. A data transmitted from Master B becomes invalid. The state in Master B is called "ARBITRATION LOST". Master B device which loses arbitration releases the internal SDA output in order not to affect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.



Internal SDA output becomes 1 after arbitration has been lost.

The TMP92CZ26A compares the levels on the bus's SDA line with those of the internal SDA output on the rising edge of the SCL line. If the levels do not match, arbitration is

lost and SBISR<AL> is set to "1".

When SBISR<AL> is set to "1", SBISR<MST, TRX> are cleared to "00" and the mode is switched to Slave Receiver Mode. Thus, clock output is stopped in data transfer after setting <AL>="1".

SBISR<AL> is cleared to "0" when data is written to or read from SBIDBR or when data is written to SBICR2.




Figure 3.15.13 Example of when TMP92CZ26A is a master device B (D7A = D7B, D6A = D6B)

#### (11) Slave address match detection monitor

SBISR<AAS> is set to "1" in Slave Mode, in Address Recognition Mode (i.e. when I2CAR<ALS> = "0"), when a GENERAL CALL is received, or when a slave address matches the value set in I2CAR. When I2CAR<ALS> = "1", SBISR<AAS> is set to "1" after the first word of data has been received. SBISR<AAS> is cleared to "0" when data is written to or read from the data buffer register SBIDBR.

# (12) GENERAL CALL detection monitor

SBISR<AD0> is set to "1" in Slave Mode, when a GENERAL CALL is received (all 8-bit received data is "0", after a start condition). SBISR<AD0> is cleared to "0" when a start condition or stop condition is detected on the bus.

#### (13) Last received bit monitor

The SDA line value stored at the rising edge of the SCL line is set to the SBISR<LRB>. In the acknowledge mode, immediately after an INTSBI interrupt request is generated, an acknowledge signal is read by reading the contents of the SBISR<LRB>.

#### (14) Software Reset function

The software Reset function is used to initialize the SBI circuit, when SBI is rocked by external noises, etc.

An internal Reset signal pulse can be generated by setting SBICR2<SWRST1:0> to "10" and "01". This initializes the SBI circuit internally. All command registers and status registers are initialized as well.

SBICR1<SWRMON>is automatically set to "1" after the SBI circuit has been initialized.

Note: If the software reset is executied , operation selection is reset, and its mode is set to port mode from I2C mode.

# (15) Serial Bus Interface Data Buffer Register (SBIDBR)

The received data can be read and transferred data can be written by reading or writing the SBIDBR.

In the master mode, after the start condition is generated the slave address and the direction bit are set in this register.

### (16) I2CBUS Address Register (I2CAR)

I2CAR<SA6:0> is used to set the slave address when the TMP92CZ26A functions as a slave device.

The slave address output from the master device is recognized by setting the I2CAR<ALS> to "0". The data format is the addressing format. When the slave address is not recognized at the <ALS> = "1", the data format is the free data format.

# (17) Setting register for IDLE2 mode operation (SBIBR0)

SBIBR0<I2SBI> is the register setting operation/stop during IDLE2-mode. Therefore, setting <I2SBI> is necessary before the HALT instruction is executed.

# 3.15.6 Data Transfer in I<sup>2</sup>C Bus Mode

### (1) Device initialization

Set the SBICR1<ACK, SCK2:0>, Set SBIBR1 to "1" and clear bits 7 to 5 and 3 in the SBICR1 to "0".

Set a slave address <SA6:0> and the <ALS> (<ALS> = "0" when an addressing format) to the I2CAR.

For specifying the default setting to a slave receiver mode, clear "0" to the <MST, TRX, BB> and set "1" to the <PIN>, "10" to the <SBIM1:0>.

### (2) Start condition and slave address generation

#### a. Master Mode

In the Master Mode, the start condition and the slave address are generated as follows.

Check a bus free status (when  $\langle BB \rangle = "0"$ ).

Set the SBICR1<ACK> to "1" (Acknowledge Mode) and specify a slave address and a direction bit to be transmitted to the SBIDBR.

When SBICR2<BB> = "0", the start condition are generated by writing "1111" to SBICR2<MST, TRX, BB, PIN>. Subsequently to the start condition, nine clocks are output from the SCL pin. While eight clocks are output, the slave address and the direction bit which are set to the SBIDBR. At the 9th clock, the SDA line is released and the acknowledge signal is received from the slave device.

An INTSBI interrupt request occurs at the falling edge of the 9th clock. The <PIN> is cleared to "0". In the Master Mode, the SCL pin is pulled down to the Low-level while <PIN> is "0". When an interrupt request occurs, the <TRX> is changed according to the direction bit only when an acknowledge signal is returned from the slave device.

#### Setting in main routine

#### In INTSBI interrupt routine

```
INTCLR \leftarrow 0X2a Clear the interrupt request 
Process 
End of interrupt
```

#### b. Slave Mode

In the Slave Mode, the start condition and the slave address are received.
 After the start condition is received from the master device, while eight clocks are output from the SCL pin, the slave address and the direction bit that are output from the master device are received.

When a GENERAL CALL or the same address as the slave address set in I2CAR is received, the SDA line is pulled down to the Low-level at the 9th clock, and the acknowledge signal is output.

An INTSBI interrupt request occurs on the falling edge of the 9th clock. The <PIN> is cleared to "0". In Slave Mode the SCL line is pulled down to the Low-level while the <PIN> = "0".




Figure 3.15.14 Start condition generation and slave address transfer

#### (3) 1-word Data Transfer

Check the <MST> by the INTSBI interrupt process after the 1-word data transfer is completed, and determine whether the mode is a master or slave.

a. If  $\langle MST \rangle = "1"$  (Master Mode)

Check the <TRX> and determine whether the mode is a transmitter or receiver.

#### When the <TRX> = "1" (Transmitter mode)

Check the  $\langle LRB \rangle$ . When  $\langle LRB \rangle$  is "1", a receiver does not request data. Implement the process to generate a stop condition (Refer to 3.15.6 (4)) and terminate data transfer.

When the <LRB> is "0", the receiver is requests new data. When the next transmitted data is 8 bits, write the transmitted data to SBIDBR. When the next transmitted data is other than 8 bits, set the <BC2:0> <ACK> and write the transmitted data to SBIDBR. After written the data, <PIN> becomes "1", a serial clock pulse is generated for transferring a new 1-word of data from the SCL pin, and then the 1-word data is transmitted. After the data is transmitted, an INTSBI interrupt request occurs. The <PIN> becomes "0" and the SCL line is pulled down to the Low-level. If the data to be transferred is more than one word in length, repeat the procedure from the <LRB> checking above.

```
INTSBI interrupt
if MST = 0
Then shift to the process when slave mode
if TRX = 0
Then shift to the process when receiver mode.
if LRB = 0
Then shift to the process that generates stop condition.
                     7 6 5 4 3 2 1 0
                \leftarrow \ \mathsf{X}                                                            Set the bit number of transmit and ACK.
   SBICR1
   SBIDBR
               \leftarrow X X X X X X X X
                                                           Write the transmit data.
   End of interrupt
   Note: X: Don't care
```




Figure 3.15.15 Example in which <BC2:0> = "000" and <ACK> = "1" in transmitter mode

#### When the <TRX> is "0" (Receiver mode)

When the next transmitted data is other than 8 bits, set <BC2:0> <ACK> and read the received data from SBIDBR to release the SCL line (data which is read immediately after a slave address is sent is undefined). After the data is read, <PIN> becomes "1".

Serial clock pulse for transferring new 1 word of data is defined SCL and outputs "L" level from SDA pin with acknowledge timing.

An INTSBI interrupt request then occurs and the <PIN> becomes "0", Then the TMP92CZ26A pulls down the SCL pin to the Low-level. The TMP92CZ26A outputs a clock pulse for 1-word of data transfer and the acknowledge signal each time that received data is read from the SBIDBR.




Figure 3.15.16 Example of when <BC2:0> = "000", <ACK> = "1" in receiver mode

In order to terminate the transmission of data to a transmitter, clear <ACK> to "0" before reading data which is 1-word before the last data to be received. The last data word does not generate a clock pulse as the Acknowledge signal. After the data has been transmitted and an interrupt request has been generated, set <BC2:0> to "001" and read the data. The TMP92CZ26A generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA line on the bus remains High. The transmitter interprets the High signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After the one data bit has been received and an interrupt request been generated, the TMP92CZ26A generates a stop condition (see Section 3.15.6 (4) Stop condition generation) and terminates data transfer.




Figure 3.15.17 Termination of data transfer in master receiver mode

# Example: In case receive data N times

# INTSBI interrupt (After transmitting data)

7 6 5 4 3 2 1 0

SBICR1 ← X X X X X X X X X Set the bit number of receive data and ACK.

Reg. ← SBIDBR

Load the dummy data.

End of interrupt

# INTSBI interrupt (Receive data of 1st to (N-2) th)

7 6 5 4 3 2 1 0

Reg.  $\leftarrow$  SBIDBR

Load the data of 1st to (N-2)th.

End of interrupt

# INTSBI interrupt ((N-1) th Receive data)

7 6 5 4 3 2 1 0

SBICR1  $\leftarrow$  X X X 0 0 X X X Not generate acknowledge signal

 $\label{eq:Reg.} \text{Reg.} \qquad \leftarrow \text{SBIDBR} \qquad \qquad \text{Load the data of (N-1)th}$ 

End of interrupt

# INTSBI interrupt (Nth Receive data)

7 6 5 4 3 2 1 0

SBICR1  $\leftarrow$  0 0 1 0 0 X X X Generate the clock for 1bit transmit

Reg.  $\leftarrow$  SBIDBR Receive the data of Nth.

End of interrupt

# INTSBI interrupt (After receiving data)

The process of generating stop condition Finish the transmit of data

End of interrupt

Note: X: Don't care

```
b. If \langle MST \rangle = 0 (Slave Mode)
```

In the slave mode the TMP92CZ26A operates either in normal slave mode or in slave mode after losing arbitration.

In the slave mode, an INTSBI interrupt request occurs when the TMP92CZ26A receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is complete, or after matching received address. In the master mode, the TMP92CZ26A operates in a slave mode if it losing arbitration. An INTSBI interrupt request occurs when a word data transfer terminates after losing arbitration. When an INTSBI interrupt request occurs the <PIN> is cleared to "0" and the SCL pin is pulled down to the Low-level. Either reading/writing from/to the SBIDBR or setting the <PIN> to "1" will release the SCL pin after taking  $t_{\rm LOW}$  time.

Check the SBISR<AL>, <TRX>, <AAS>, and <AD0> and implements processes according to conditions listed in the next table.

Example: In case matching slave address in slave receive mode, direction bit is "1".

INTSBI interrupt

if TRX = 0

Then shift to other process

if AL = 1

Then shift to other process

if AAS = 0

Then shift to other process

7 6 5 4 3 2 1 0

Set the data of transmit.

Set the bit number of transmit.

Note: X: Don't care

Table 3.15.2 Operation in the slave mode

<trx></trx>	<al></al>	<aas></aas>	<ad0></ad0>	Conditions	Process
	1	1	0	The TMP92CZ26A loses arbitration when transmitting a slave address and receives a slave address for which the value of the direction bit sent from another master is "1".	Set the number of bits a word in <bc2:0> and write the transmitted data to SBIDBR</bc2:0>
1		1	0	In Salve Receiver Mode, the TMP92CZ26A receives a slave address for which the value of the direction bit sent from the master is "1".	
	0	0	0	In Salve Transmitter Mode, a single word of is transmitted.	Check the <lrb> setting. If <lrb> is set to "1", set <pin> to "1" since the receiver win no request the data which follows. Then, clear <trx> to "0" to release the bus. If <lrb> is cleared to "0", set <bc2:0> to the number of bits in a word and write the transmitted data to SBIDBR since the receiver requests next data.</bc2:0></lrb></trx></pin></lrb></lrb>
	1	1	1/0	The TMP92CZ26A loses arbitration when transmitting a slave address and receives a slave address or GENERAL CALL for which the value of the direction bit sent from another master is "0".	
		0	0	The TMP92CZ26A loses arbitration when transmitting a slave address or data and terminates word data transfer.	Read the SBIDBR for setting the <pin> to "1" (reading dummy data) or set the <pin> to "1".</pin></pin>
U	0 In SI: TMP 1 1/0 or GI of the		In Slave Receiver Mode, the TMP92CZ26A receives a slave address or GENERAL CALL for which the value of the direction bit sent from the master is "0".		
		0	1/0	In Slave Receiver Mode, the TMP92CZ26A terminates receiving word data.	Set <bc2:0> to the number of bits in a word and read the received data from SBIDBR.</bc2:0>

#### (4) Stop condition generation

When SBISR<BB> = "1", the sequence for generating a stop condition start by writing "1" to SBICR2<MST, TRX, PIN> and "0" to SBICR2<BB>. Do not modify the contents of SBICR2<MST, TRX, PIN, BB> until a stop condition has been generated on the bus. When the bus's SCL line has been pulled Low by another device, the TMP92CZ26A generates a stop condition when the other device has released the SCL line and SDA pin rising.




Figure 3.15.18 Stop condition generation (Single master)




Figure 3.15.19 Stop condition generation (Multi master)

#### (5) Restart

Restart is used during data transfer between a master device and a slave device to change the data transfer direction.

The following description explains how to restart when the TMP92CZ26A is in Master Mode.

Clear SBICR2<MST, TRX, and BB> to 0 and set SBICR2<PIN> to 1 to release the bus. The SDA line remains High and the SCL pin is released. Since a stop condition has not been generated on the bus, other devices assume the bus to be in busy state.

And confirm SCL pin, that SCL pin is released and become bus-free state by SBISR<BB> = "0" or signal level "1" of SCL pin in port mode. Check the <LRB> until it becomes 1 to check that the SCL line on a bus is not pulled down to the low-level by other devices. After confirming that the bus remains in a free state, generate a start condition using the procedure described in (2).

In order to satisfy the set-up time requirements when restarting, take at least 4.7  $\mu s$  of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.




Figure 3.15.20 Timing chart for generate restart

Note: Don't write <MST> = "0", when <MST> = "0" condition. (Cannot be restarted)

#### 3.16 USB Controller

#### 3.16.1 Outline

This USB controller (UDC) is designed for various serial links to construct USB system. The outline is as follows:

- (1) Compliant with USB rev1.1
- (2) Full-speed: 12 Mbps (Not supported low-speed (1.5 Mbps))
- (3) Auto bus enumeration with 384-byte descriptor RAM
- (4) Supported 3 kinds of transfer type: Control, interrupt and bulk

Endpoint 0:	Control	64 bytes × 1-FIFO
Endpoint 1:	BULK (out)	64 bytes $\times$ 2-FIFO
Endpoint 2:	BULK (in)	64 bytes $\times$ 2-FIFO
Endpoint 3:	Interrupt (in)	8 bytes × 1-FIFO

- (5) Built-in DPLL which generates sampling clock for receive data
- (6) Detecting and generating SOP, EOP, RESUME, RESET and TIMEOUT
- (7) Encoding and decoding NRZI data
- (8) Inserting and discarding stuffed bit
- (9) Detecting and checking CRC
- (10) Generating and decoding packet ID
- (11) Built-in power management function
- (12) Supported dual packet mode

Note1:TMP92CZ26A don't have special terminal that control pull-up resister for D+pin. So, need to add external switch and control it.

Note2:There are some difference between our specification and USB 1.1. Refer and check "3.16.11 Notice and restrictions at first".

TOSHIBA

# 3.16.1.1 System Configuration

The USB controller (UDC) is consisted of following 3 blocks.

- 1. 900/H1 CPU I/F
- 2. UDC core block (DPLL, SIE, IFM and PWM), request controller, descriptor RAM and 4 endpoint FIFO
- 3. USB transceiver

About above "1." is explained at 3.16.2, and "2." is 3.16.3.





Figure 3.16.1 UDC Block Diagram

#### 3.16.1.2 Example



If using USB controller in TMP92CZ26A, above setting is needed.

- 1) Pull-up of D+ pin
  - In the USB standard, in Full Speed connection, D<sup>+</sup> pin must be set to pull-up. And this pull-up is needed ON/OFF control by S/W.

Recommendation value: R1=1.5k $\Omega$ 

- 2) Add cascade resistor of D+, D-signal
  - In the USB standard, in D+, D- signal, cascade resistor must be added to each signal. Recommendation value :  $R2=27\Omega$ ,  $R3=27\Omega$
- 3) Flow current provision of the Connector connection and D+ pin, D- pin
  - In D<sup>+</sup>, D<sup>-</sup> pin of TMP92CZ26A, level must be fixed for flow current provision when not using (it is not connect to host). In this case, it is showed that method of controlling the pull-down resistor for fixed level by using detection signal of connector connection.

Recommendation value: R4=10k $\Omega$ , R5=10k $\Omega$ 

 It is showed as example of the connector connection detection that method of detecting by using VBUS (5V voltage).

Note: If rising of waveform is solw, recommned that likely baffering for waveform.

Recommendation value: R6=60k $\Omega$ , R7=100k $\Omega$ 

(VBUS reducing current when suspend<500μA)

- 4) Connect oscillator of 10MHz to X1,X2, or input 48MHz clock to X1USB
  - If using USB by using the combination external 10MHz oscillator and internal, Stage of external hub which can be used is restricted by the precision of internal (Max 3 stages).
  - If 5 stages connection is needed for external hub, it is needed that input 48MHz clock from X1USB pin (Restriction ≤ ± 2500ppm.)
- 5) HOST side pull-down resistor
  - In the USB regulation, set pull-down D<sup>+</sup> pin and D<sup>-</sup> signal at USB\_HOST side. Recommendation value: R8=15k $\Omega$ , R9=15k $\Omega$

Note: Above connection and resistor etc, is example. Operation is not guranteed. Please confirm the newest USB standar and the operation on your setting.

# 3.16.2 900/H1 CPU I/F

The 900/H1 CPU I/F is a bridge between 900/H1 CPU and UDC and it mainly works following operations.

- INTUSB (interrupt from UDC) generation
- A bridge for SFR
- USB clock control (48 MHz)

#### 3.16.2.1 SFRs

The 900/H1 CPU I/F have following SFRs to control UDC and USB transceiver.

• USB control

USBCR1 (USB control register 1)

• USB interrupt control

(USB interrupt flag register 1)
(USB interrupt flag register 2)
(USB interrupt flag register 3)
(USB interrupt flag register 4)
(USB interrupt mask register 1)
(USB interrupt mask register 2)
(USB interrupt mask register 3)
(USB interrupt mask register 4)

Figure 3.16.2 900/H1 CPU I/F SFR

9		
Address	Read/Write	SFR Symbol
07F0H	R/W	USBINTFR1
07F1H	R/W	USBINTFR2
07F2H	R/W	USBINTFR3
07F3H	R/W	USBINTFR4
07F4H	R/W	USBINTMR1
07F5H	R/W	USBINTMR2
07F6H	R/W	USBINTMR3
07F7H	R/W	USBINTMR4
07F8H	R/W	USBCR1

#### 3.16.2.2 USBCR1 Register

This register is used to set USB clock enables, transceiver enable etc.

USBCR1 (07F8H)

	7	6	5	4	3	2	1	0
bit Symbol	TRNS_USE	WAKEUP					SPEED	USBCLKE
Read/Write	R/W	R/W					R/W	R/W
After reset	0	0					1	0
Function								

- TRNS\_USE (Bit7)
  - 0: Disable USB transceiver
  - 1: Enable USB transceiver

Set to "1" for TMP92CZ26A.

• WAKEUP (Bit6)

0: -

1: Start remote-wakeup-function

When the remote-wakeup-function is needed, at first check the Current\_Config<REMOTE WAKEUP>.

If the <REMOTE WAKEUP> = "1" (means SUSPEND-status), write "1", and "0" to <WAKEUP> after checking by this, remote-wakeup-function will be started.

If the <REMOTE WAKEUP> = "0" or EP0, 1, 2, 3\_STATUS<SUSPEND> = "0", don't write "1" to <WAKEUP>.

- SPEED (Bit1)
  - 1: Full speed (12 MHz)
  - 0: Reserved

This bit selects USB speed.

Set to "1" for TMP92CZ26A.

- USBCLKE (Bit0)
  - 0: Disable USB clock
  - 1: Enable USB clock

This bit controls to supply USB clock.

The USB clock (named " $f_{USB}$ ": 48MHz) is generated by an internal PLL. When the USB is started to use, write "1" to <USBCLKE> after confirmed the lock up of PLL is terminated.

And when the PLL is stopped, stop PLL after writing "0" to <USBCLKE>.


#### 3.16.2.3 USBINTFRn, MRn Register

These SFRs control to generate INTUSB (only one interrupt to CPU) because the UDC outputs 23 interrupt source.

The USBINTMRn are mask registers and the USBINTFRn are flag registers. In the INTUSB routine, execute operations according to generated interrupt source after checking USBINTFRn.

The below is the common specification for all MASK and FLAG registers.

(Common spec for all mask and flag registers.)



- A: The flag register is not set because mask register = "1".
- B: The flag register is not set because interrupt souce changes "1"  $\rightarrow$  "0".
- C: The flag register is set because mask register = "0" and interrupt souce changes "0"  $\rightarrow$  "1".
- D: The flag register is reset to "0" by writing "0" to flag register.

Note 1: Both "INTUSB generated number" and "bit number which is set to flag register" are not always equal. In the INTUSB interrupt routine, clear FLAG register (USBINTFRn) after checking it. The interrupt request flag, which is occurred between jump to the INTUSB interrupt routine and read flag register (USBINTFRn), is kept in interrupt controller.

Therefore, after returning from the interrupt routine, CPU jumps to INTUSB interrupt routine again. And when read the flag register (USBINTFRn), none of the bits are set to "1". For this case, special software is needed in order not to finish as error routine.

Note 2: When USBINTMRn or USBINTFRn is written, disable INTUSB (write 00H to INTEUSB register) before it.

USBINTFR<sup>2</sup> (07F0H) Prohibit to read modify

write

	7	6	5	4	3	2	1	0
bit Symbol	INT_URST_STR	INT_URST_END	INT_SUS	INT_RESUME	INT_CLKSTOP	INT_CLKON		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W		
After reset	0	0	0	0	0	0		
Function	When read	0: Not generate	interrupt	When write (	: Clear flag			
		1: Generate int	errupt	1	:-			

Note: Above interrupts can release Halt state from IDLE2 and IDLE1 mode. (STOP mode can not be released)

\*Those 6 interrupts of all 24 INTUSB sources can release Halt state from IDLE1 mode. Therefore, the system of low power dissipation can be built. However, the way of use is limited as below.

#### Shift to IDLE1 mode:

Execute Halt instruction when the flag of INT\_SUS or INT\_CLKSTOP is "1" ( SUSPEND state )

#### Release from IDLE1 mode:

Release Halt state by the request of INT\_RESUME or INT\_CLKON ( request of release SUSPEND )
Release Halt state by the request of INT\_URST\_STR or INT\_URST\_END ( request of RESET )

#### • INT\_URST\_STR (Bit7)

This is a flag for INT\_URST\_STR ("USB reset" start - interrupt).

This is set to "1" when the UDC started to receive "USB reset" signal from USB-host.

An application program has to initialize whole UDC by this interrupt.

### • INT\_URST\_END (Bit6)

This is a flag for INT\_URST\_END ("USB reset" end - interrupt).

This is set to "1" when the UDC receive "USB reset end" signal from USB-host.

#### INT\_SUS (Bit5)

This is a flag for INT\_SUS (suspend - interrupt).

This is set to "1" when USB change to "suspend status".

# • INT\_RESUME (Bit4)

This is a flag for INT\_RESUME (resume - interrupt).

This is set to "1" when USB change to "resume status".

## • INT\_CLKSTOP (Bit3)

This is a flag for INT\_CLKSTOP (enable stopping clock supply - interrupt).

This is set to "1" when USB enable stopping clock supply after changing to "suspend status".

## • INT\_CLKON (Bit2)

This is a flag for INT\_CLKON (enabled starting clock supply - interrupt).

This is set to "1" when USB enable starting clock supply after change to "resume status".

USBINTFR2 (07F1H)

> Prohibit to read modify write

	7	6	5	4	3	2	1	0		
bit Symbol	EP1_FULL_A	EP1_Empty_A	EP1_FULL_B	EP1_Empty_B	EP2_FULL_A	EP2_Empty_A	EP2_FULL_B	EP2_Empty_B		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
After reset	0	0	0	0	0	0	0	0		
Function		When read 0: Not generate interrupt When write 0: Clear flag								
	1: Generate interrupt 1: –									

Note: Above interrupt can release Halt state from IDLE2 mode. (IDLE1 and STOP mode can not be released.)

USBINTFR3	
(07F2H)	
Prohibit	
to read	
modify	

write

	7	6	5	4	3	2	1	0
3 bit Symbol	EP3_FULL_A	EP3_Empty_A	EP3_FULL_B	EP3_Empty_B				
Read/Write	R/W	R/W	R/W	R/W				
After reset	0	0	0	0				
Function	When r	ead 0: N	Not generate into	errupt				
		1: 0	Generate interrupt					
	When write 0:		Clear flag					
		1:	_					

Note: Above interrupt can release Halt state from IDLE2 mode. (IDLE1 and STOP mode can not be released.)

# • EPx\_FULL\_A/B:

(When transmitting)

This is set to "1" when CPU full write data to FIFO\_A/B.

(When receiving)

This is set to "1" when UDC full receive data to FIFO\_A/B.

#### • EPx\_Empty\_A/B:

(When transmitting)

This is set to "1" when FIFO become empty after transmission.

(When receiving)

This is set to "1" when FIFO become empty after CPU read all data from FIFO.

Note: The flag of EPx\_FULL\_A/B and EPx\_Empty\_A/B are not status flag. Therefore, check DATASET register if the FIFO-status is needed.

USBINTFR4 (07F3H) Prohibit to read modify write

	7	6	5	4	3	2	1	0
bit Symbol	INT_SETUP	INT_EP0	INT_STAS	INT_STASN	INT_EP1N	INT_EP2N	INT_EP3N	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
After reset	0	0	0	0	0	0	0	
Function	When	ead 0: Not generate inte		interrupt	nterrupt When write 0: Clear flag			
		1:	Generate inte	errupt	1: –			

Note: Above interrupt can release Halt state from IDLE2 mode. (IDLE1 and STOP mode can not be released.)

## • INT\_SETUP (Bit7)

This is a flag for INT\_SETUP (setup - interrupt).

This is set to "1" when the UDC receive request that S/W (software) control is needed from USB host.

By S/W (INT\_SETUP routine), at first, read device request of 8-bytes from UDC and execute operation according to each request.

### INT\_EP0 (Bit6)

This is a flag for INT\_EP0 (received data of the data phase for Control transfer type - interrupt).

This is set to "1" when the UDC receive data of the data phase for Control transfer type. At the Control write transfer, data reading from FIFO is needed if this interrupt occur. At the Control read transfer, transmission data writing to FIFO is needed if this interrupts occurred.

By host may don't assert "ACK" of last packet in the data stage. In that case, this interrupt cannot be generated. So, ignore this interrupt of after last packet data was written in the data stage because the transmission data number is specified by the host, or it depends on the capacity of the device.

# • INT\_STAS (Bit5)

This is a flag for INT\_STAS (status stage end - interrupt).

This is set to "1" when the status stage end.

If this interrupt is generated, it means that request ended normally.

If this interrupt is not generated and INT\_SETUP is generated,  $EP0\_STATUS < STAGE\_ERR>$  is set to "1" and it means that request didn't end normally.

# • INT\_STASN (Bit4)

This is a flag for INT\_STASN (change host status stage - interrupt).

This is set to "1" when the USB host change to status stage at the Control read transfer type. This interrupt is needed if data length is less than wLength (specified by the host).

But if the USB host change to status stage, this interrupt is always generated because of this signal is designed by using NAK of first packet. So, to avoid that this interrupt always generate, use mask register USBINTMRn. Disable this interrupt before data of last payload is written.

### • INT\_EPxN (Bit3, 2, 1)

This is a flag for INT\_EPxN (NAK acknowledge to the USB host - interrupt).

This is set to "1" when the Endpoint1, 2 and 3 transmit NAK.

**TOSHIBA** 

USBINTMR1 (07F4H)

	7	6	5	4	3	2	1	0
bit Symbol	MSK_URST_STR	MSK_URST_END	MSK_SUS	MSK_RESUME	MSK_CLKSTOP	MSK_CLKON		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W		
After reset	1							
Function		0: E	Be not masked	1: Be masked				

• MSK\_URST\_STR (Bit7)

This is a mask register for USBINTFR1<INT\_URST\_STR>.

• MSK\_URST\_END (Bit6)

This is a mask register for USBINTFR1<INT\_URST\_END>.

• MSK\_SUS (Bit5)

This is a mask register for USBINTFR1<INT\_SUS>.

• MSK\_RESUME (Bit4)

This is a mask register for USBINTFR1<INT\_RESUME>.

• MSK\_CLKSTOP (Bit3)

This is a mask register for USBINTFR1<INT\_CLKSTOP>.

• MSK\_CLKON (Bit2)

This is a mask register for USBINTFR1<INT\_CLKON>.

USBINTMR2 (07F5H)

	7	6	5	4	3	2	1	0
bit Symbol	EP1_MSK_FA	EP1_MSK_EA	EP1_MSK_FB	EP1_MSK_EB	EP2_MSK_FA	EP2_MSK_EA	EP2_MSK_FB	EP2_MSK_EB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	1	1 1 1 1 1 1 1 1						
Function			C	: Be not mask	ed 1: Be mask	ed		

# EP1/2\_MSK\_FA/FB/EA/EB

This is a mask register for USBINTFR2<EPx\_FULL\_A/B> or < EPx\_Empty\_A/B>.

USBINTMR3 (07F6H)

		7	6	5	4	3	2	1	0
3	bit Symbol	EP3_MSK_FA	EP3_MSK_EA						
	Read/Write	R/W	R/W						
	After reset	1	1						
	Function	0: Be not m	nasked						
		1: Be mask	red						

# • EP3\_MSK\_FA/FB/EA/EB:

This is a mask register for USBINTFR3<EP3\_FULL\_A> or  ${<}\text{EP3\_Empty\_A>}.$ 

USBINTMR4 (07F7H)

	7	6	5	4	3	2	1	0
bit Symbol	MSK_SETUP	MSK_EP0	MSK_STAS	MSK_STASN	MSK_EP1N	MSK_EP2N	MSK_EP3N	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
After reset	1	1	1	1	1	1	1	
Function	0: Be not masked							
		1: Be masked						

• MSK\_SETUP (Bit7)

This is a mask register for USBINTFR4<INT\_SETUP>.

• MSK\_EP0 (Bit6)

This is a mask register for USBINTFR4<INT\_EP0>.

• MSK\_STAS (Bit5)

This is a mask register for USBINTFR4<INT\_STAS>.

• MSK\_STASN (Bit4)

This is a mask register for USBINTFR4<INT\_STASN>.

MSK\_EP1N (Bit3)

This is a mask register for USBINTFR4<INT\_EP1N>.

• MSK\_EP2N (Bit2)

This is a mask register for USBINTFR4<INT\_EP2N>.

• MSK\_EP3N (Bit1)

This is a mask register for USBINTFR4<INT\_EP3N>.

# 3.16.3 UDC CORE

# 3.16.3.1 SFRs

The UDC CORE has following SFRs to control UDC and USB transceiver.

#### a) FIFO

Endpoint 0 to 3 FIFO register

b)	Device	req	uest

bmRequestType	register	bRequest	register
wValue_L	register	wValue_H	register
wIndex_L	register	wIndex_H	register
wLength_L	register	wLength_H	register

# c) Status

Current_Config	register	USB_STATE	register
StandardRequest	register	Request	register
EPx_STATUS	register		

# d) Setup

EPx_BCS	register	EPx_SINGLE	register
Standard Request Mode	register	Request Mode	register
Descriptor RAM	register	PortStatus	register

# e) Control

EPx_MODE	register	EOP	register
COMMAND	register	INT_ Control	register
Setup Received	register	USBREADY	register

# f) Others

ADDRESS	register	DATASET	register
EPx_SIZE_L_A	register	EPx_SIZE_H_A	register
EPx_SIZE_L_B	register	EPx_SIZE_H_B	register
FRAME_L	register	FRAME_H	register
USBBUFF TEST	register		

Figure 3.16.3 UDC CORE SFRs (1/3)

Address	Read/Write	SFR Symbol
		,
0500H	R/W	Descriptor RAM0
0501H	R/W	Descriptor RAM2
0502H	R/W	Descriptor RAM2
0503H	R/W	Descriptor RAM3
007011		Paradiata PANGO
067DH	R/W	Descriptor RAM381
067EH	R/W	Descriptor RAM382
067FH	R/W	Descriptor RAM383
0780H	R/W	ENDPOINT(
0781H	R/W	ENDPOINT1
0782H	R/W	ENDPOINT2
0783H	R/W	ENDPOINT3
*0784H	R/W	ENDPOINT4
*0785H	R/W	ENDPOINTS
*0786H	R/W	ENDPOINTS
*0787H	R/W	ENDPOINT7
*0788H	-	Reserved
0789H	R/W	EP1_MODE
078AH	R/W	EP2_MODE
078BH	R/W	EP3_MODE
*078CH	R/W	EP4_MODE
*078DH	R/W	EP5_MODE
*078EH	R/W	EP6_MODE
*078FH	R/W	EP7_MODE
0790H	R	EPO_STATUS
0791H	R	EP1_STATUS
0792H	R	EP2_STATUS EP3_STATUS
0793H *0704H	R R	EP4_STATUS
*0794H	R	EP5_STATUS
*0795H *0796H	R	EP6_STATUS
*0797H	R	EP7_STATUS
0797H 0798H	R	EPO_SIZE_L_A
0799H	R	EP1_SIZE_L_A
0799H	R	EP2_SIZE_L_A
079AH	R	EP3_SIZE_L_A
*079CH	R	EP4_SIZE_L_A
*079DH	R	EP5 SIZE L A
*079EH	R	EP6_SIZE_L_A
*079FH	R	EP7 SIZE L A
07A1H	R	EP1_SIZE_L_B
07A2H	R	EP2_SIZE_L_B
07A3H	R	EP3_SIZE_L_B
*07A4H	R	EP4_SIZE_L_B
*07A5H	R	EP5_SIZE_L_B
*07A6H	R	EP6_SIZE_L_B
*07A7H	R	EP7_SIZE_L_B
*07A8H	_	Reserved
<u> </u>		1 I ( TMD000700 A

Note: "\*" is not used at TMP92CZ26A.

Figure 3.16.4 UDC CORE SFRs (2/3)

Address	Read/Write	SFR Symbol
		-
07A9H	R R	EP1_SIZE_H_A EP2_SIZE_H_A
07AAH		
07ABH *07ACH	R	EP3_SIZE_H_A
*07ACH	R	EP4_SIZE_H_A EP5_SIZE_H_A
	R	
*07AEH *07AFH	R R	EP6_SIZE_H_A EP7_SIZE_H_A
07AFH 07B1H	R	EP1_SIZE_H_B
07B1H	R	EP2_SIZE_H_B
07B3H	R	EP3 SIZE H B
*07B4H	R	EP4_SIZE_H_B
*07B5H	R	EP5_SIZE_H_B
*07B6H	R	EP6_SIZE_H_B
*07B7H	R	EP7_SIZE_H_B
07C0H	R	bmRequestType
07C1H	R	bRequest
07C2H	R	wValue_L
07C3H	R	wValue_H
07C4H	R	windex L
07C5H	R	wIndex H
07C6H	R	wLength_L
07C7H	R	wLength_H
07C8H	W	Setup Received
07C9H	R	Current_Config
07CAH	R	Standard Request
07CBH	R	Request
07CCH	R	DATASET1
07CDH	R	DATASET2
07CEH	R	USB_STATE
07CFH	W	EOP
07D0H	W	COMMAND
07D1H	R/W	EPx_SINGLE1
*07D1H	R/W	EPx_SINGLE2
07D3H	R/W	EPx_BCS1
*07D4H	R/W	EPx_BCS2
*07D5H	R/W	Reserved
07D6H	R/W	INT_Control
*07D7H	R/W	Reserved
07D8H	R/W	Standard Request Mode
07D9H	R/W	Request Mode
*07DAH	R/W	Reserved
*07DBH	R/W	Reserved
*07DCH	R/W	Reserved
*07DDH	R/W	Reserved
07DEH	W	ID_CONTROL
07DFH	R	ID_STATE

Note: "\*" is not used at TMP92CZ26A.

Figure 3.16.5 UDC CORE SFRs (3/3)

Address	Read/Write	SFR Symbol
07E0H	R/W	Port_Status
07E1H	R	FRAME_L
07E2H	R	FRAME_H
07E3H	R	ADDRESS
*07E4H	_	Reserved
*07E5H	-	Reserved
07E6H	R/W	USBREADY
*07E7H	_	Reserved
07E8H	W	Set Descriptor STALL

Note: "\*" is not used at TMP92CZ26A.

#### 3.16.3.2 EPx\_FIFO Register (x: 0 to 3)

This register is prepared for each endpoint independently.

This is the window register from or to FIFO RAM.

In the auto bus enumeration, the request controller in UDC set mode, which is defined at endpoint descriptor for each endpoint automatically. By this, each endpoint is set to voluntary direction.

		7	6	5	4	3	2	1	0
Endpoint0	bit Symbol	EP0_DATA7	EP0_DATA6	EP0_DATA5	EP0_DATA4	EP0_DATA3	EP0_DATA2	EP0_DATA1	EP0_DATA0
(0780H)	Read/Write	R/W							
	After reset	Undefined							
-									
		7	6	5	4	3	2	1	0
Endpoint1	bit Symbol	EP1_DATA7	EP1_DATA6	EP1_DATA5	EP1_DATA4	EP1_DATA3	EP1_DATA2	EP1_DATA1	EP1_DATA0
(0781H)	Read/Write	R/W							
	After reset	Undefined							
		7	6	5	4	3	2	1	0
Endpoint2	bit Symbol	<b>7</b> EP2_DATA7	6 EP2_DATA6	5 EP2_DATA5	4 EP2_DATA4	3 EP2_DATA3	2 EP2_DATA2	1 EP2_DATA1	0 EP2_DATA0
Endpoint2 (0782H)	bit Symbol Read/Write	•	-	•				'	
	,	EP2_DATA7	EP2_DATA6	EP2_DATA5	EP2_DATA4	EP2_DATA3	EP2_DATA2	EP2_DATA1	EP2_DATA0
	Read/Write	EP2_DATA7	EP2_DATA6	EP2_DATA5 R/W	EP2_DATA4	EP2_DATA3	EP2_DATA2	EP2_DATA1	EP2_DATA0 R/W
	Read/Write	EP2_DATA7	EP2_DATA6	EP2_DATA5 R/W	EP2_DATA4	EP2_DATA3	EP2_DATA2	EP2_DATA1	EP2_DATA0 R/W
(0782H) Endpoint3	Read/Write	EP2_DATA7 R/W Undefined	EP2_DATA6 R/W Undefined	EP2_DATA5 R/W Undefined	EP2_DATA4 R/W Undefined	EP2_DATA3 R/W Undefined	EP2_DATA2 R/W Undefined	EP2_DATA1 R/W Undefined	EP2_DATA0 R/W Undefined
(0782H)	Read/Write After reset	EP2_DATA7 R/W Undefined	EP2_DATA6 R/W Undefined	EP2_DATA5 R/W Undefined	EP2_DATA4 R/W Undefined	EP2_DATA3 R/W Undefined	EP2_DATA2 R/W Undefined	EP2_DATA1 R/W Undefined	EP2_DATA0 R/W Undefined

Note: Read or write these window registers by using load instruction of 1 byte because of each register have only 1 byte address. Don't use load instruction of 2 bytes or 4 bytes.

The device request that received from the USB host is stored to following 8-byte registers.

The 8-byte registers are bmRequestType, bRequest, wValue\_L, wValue\_H, wIndex\_L, wIndex\_H, wLength\_L and wLength\_H. They are updated whenever new SETUP token is received from host...

When the UDC receive without error, INT\_SETUP interrupt is asserted and it means the new device request has been received.

And there is a request which is operated automatically by UDC. It depends on received request.

In that case, the UDC don't assert INT\_SETUP interrupt. A request which the UDC is operating now can be checked by reading STANDARD\_REQUEST\_FLAG and REQUEST\_FLAG.

# 3.16.3.3 bmRequestType Register

This register shows the bmRequestType field of device request.

bmRequestType (07C0H)

		7	6	5	4	3	2	1	0
е	bit Symbol	DIRECTION	REQ_TYPE1	REQ_TYPE0	RECIPIENT4	RECIPIENT3	RECIPIENT2	RECIPIENT1	RECIPIENT0
	Read/Write	R	R	R	R	R	R	R	R
	After reset	0	0	0	0	0	0	0	0

**DIRECTION (Bit7)** 

0: from host to device

1: from device to host

REQ\_TYPE [1:0] (Bit6 to bit5)

01: Class 10: Vendor 11: (Reserved)

00: Standard

RECEIPIENT [4:0] (Bit4 to bit0)  $^{00000: Device}$ 

00001: Interface 00010: Endpoint 00011: etc.

Others: (Reserved)

# 3.16.3.4 bRequest Register

This register shows the bRequest field of device request.

bRequest (07C1H)

		7	6	5	4	3	2	1	0
st	bit Symbol	REQUEST7	REQUEST6	REQUEST5	REQUEST4	REQUEST3	REQUEST2	REQUEST1	REQUEST0
1)	Read/Write	R	R	R	R	R	R	R	R
	After reset	0	0	0	0	0	0	0	0

(Standard)

00000000: GET\_STATUS 00000001: CLEAR\_FEATURE

00000010: Reserved

00000011: SET\_FEATURE 00000100: Reserved

00000101: SET\_ADDRESS 00000110: GET\_DESCRIPTOR 00000111: SET\_DESCRIPTOR 00001000: GET\_CONFIGURATION 00001001: SET\_CONFIGURATION

00001010: GET\_INTERFACE 00001011: SET\_INTERFACE 00001100: SYNCH\_FRAME (Printer class)

00000000: GET\_DEVICE\_ID 00000001: GET\_PORT\_STATUS 00000010: SOFT\_RESET **TOSHIBA** 

#### 3.16.3.5 wValue Register

There are 2 registers; the wValue\_L register and wValue\_H register. wValue\_L shows the lower-byte of wValue field of device request and wValue\_H register shows upper byte.

wValue\_L (07C2H)

		7	6	5	4	3	2	1	0
-	bit Symbol	VALUE_L7	VALUE_L6	VALUE_L5	VALUE_L4	VALUE_L3	VALUE_L2	VALUE_L1	VALUE_L0
	Read/Write	R	R	R	R	R	R	R	R
	After reset	0	0	0	0	0	0	0	0

wValue\_H (07C3H)

	7	6	5	4	3	2	1	0
bit Symbol	VALUE_H7	VALUE_H6	VALUE_H5	VALUE_H4	VALUE_H3	VALUE_H2	VALUE_H1	VALUE_H0
Read/Write	R	R	R	R	R	R	R	R
After reset	0	0	0	0	0	0	0	0

# 3.16.3.6 wIndex Register

There are 2 registers, the wIndex\_L register and wIndex\_H register. the wIndex\_L register shows the lower byte of wIndex field of device request and wIndex\_H register shows upper byte.

These are usually used to transfer index or offset.

wIndex\_L (07C4H)

	7	6	5	4	3	2	1	0
bit Symbol	INDEX_L7	INDEX_L6	INDEX_L5	INDEX_L4	INDEX_L3	INDEX_L2	INDEX_L1	INDEX_L0
Read/Write	R	R	R	R	R	R	R	R
After reset	0	0	0	0	0	0	0	0

wIndex\_H (07C5H)

	7	6	5	4	3	2	1	0
bit Symbol	INDEX_H7	INDEX_H6	INDEX_H5	INDEX_H4	INDEX_H3	INDEX_H2	INDEX_H1	INDEX_H0
Read/Write	R	R	R	R	R	R	R	R
After reset	0	0	0	0	0	0	0	0

#### 3.16.3.7 wLength Register

There are 2 registers, the wLength\_L register and wLength\_H register. the wLength\_L register shows the lower-byte of wLength field of device request and wLength\_H register shows upper byte.

In case of data phase, these registers show byte number to transfer.

wLength\_L (07C6H)

	7	6	5	4	3	2	1	0
bit Symbol	LENGTH_L7	LENGTH_L6	LENGTH_L5	LENGTH_L4	LENGTH_L3	LENGTH_L2	LENGTH_L1	LENGTH_L0
Read/Write	R	R	R	R	R	R	R	R
After reset	0	0	0	0	0	0	0	0

wLength\_H (07C7H)

		7	6	5	4	3	2	1	0
Н	bit Symbol	LENGTH_H7	LENGTH_H6	LENGTH_H5	LENGTH_H4	LENGTH_H3	LENGTH_H2	LENGTH_H1	LENGTH_H0
' [	Read/Write	R	R	R	R	R	R	R	R
	After reset	0	0	0	0	0	0	0	0

## 3.16.3.8 Setup Received Register

This register informs for the UDC that an application program recognized INT\_SETUP interrupt.

SetupReceived (07C8H)

	7	6	5	4	3	2	1	0
bit Symbol	D7	D6	D5	D4	D3	D2	D1	D0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

If this register is accessed by an application program, the UDC release to disabling access to EPO's FIFO RAM because the UDC recognized the device request is received.

This is to protect data stored in EP0 in the time from continuous request has been asserted to an application program recognized INT\_SETUP interrupt.

Therefore, write "00H" to this register when the device request in INT\_SETUP routine is recognized.

Note: When EP0\_FIFO is accessed register after wrote to this register, the recovery time of 2clock at 12MHz is needed.

### 3.16.3.9 Current\_Config Register

This register shows the present value that is set by SET\_CONFIGURATION and SET\_INTERFACE.

Current\_Config (07C9H)

		7	6	5	4	3	2	1	0
ig	bit Symbol	REMOTEWAKEUP		ALTERNATE[1]	ALTERNATE[0]	INTERFACE[1]	INTERFACE[0]	CONFIG[1]	CONFIG[0]
	Read/Write	R		R	R	R	R	R	R
	After reset	0		0	0	0	0	0	0

## CONFIG[1:0] (Bit1 to bit0)

00: UNCONFIGURED Set to UNCONFIGURED by the host.
01: CONFIGURED1 Set to CONFIGURED 1 by the host.
10: CONFIGURED2 Set to CONFIGURED 2 by the host.

#### INTERFACE[1:0] (Bit3 to bit2)

00: INTERFACE0Set to INTERFACE 0 by the host.01: INTERFACE1Set to INTERFACE 1 by the host.10: INTERFACE2Set to INTERFACE 2 by the host.

#### ALTERNATE[1:0] (Bit5 to bit4)

00: ALTERNATE 0 by the host.
01: ALTERNATE 1 by the host.
10: ALTERNATE 2 by the host.
Set to ALTERNATE 2 by the host.

#### REMOTE WAKEUP (Bit7)

0: Disable1: EnableDisabled remote wakeup by the host.Enabled remote wakeup by the host.

Note1: Config, INTERFACE and ALTERNATE each support 3 kinds (0,1 and 2).

Note2: If each request is controlled by S/W, this register is not set.

#### 3.16.3.10 Standard Request Register

This register shows the standard request that is executing now. A bit which is set to "1" shows present executing request.

Standard Recuest (07CAH)

	7	6	5	4	3	2	1	0
bit Symbol	S_INTERFACE	G_INTERFACE	S_CONFIG	G_CONFIG	G_DESCRIPT	S_FEATURE	C_FEATURE	G_STATUS
Read/Write	R	R	R	R	R	R	R	R
After reset	0	0	0	0	0	0	0	0

S\_INTERFACE (Bit 7): SET\_INTERFACE **G\_INTERFACE** (Bit 6): GET\_INTERFACE S\_CONFIG (Bit 5): SET\_CONFIGRATION G\_CONFIG (Bit 4): GET\_CONFIGRATION (Bit 3): GET\_DESCRIPTOR **G\_DESCRIPT** (Bit 2): SET\_FEATURE S\_FEATURE C\_FEATURE (Bit 1): CLEAR\_FEATURE **G\_STATUS** (Bit 0): GET\_STATUS

#### 3.16.3.11 Request Register

This register shows the device request that is executing now.

A bit which is set to "1" shows present executing request.

Request (07CBH)

		7	6	5	4	3	2	1	0
ĺ	bit Symbol		SOFT_RESET	G_PORT_STS	G_DEVICE_ID	VENDOR	CLASS	ExSTANDARD	STANDARD
I	Read/Write		R	R	R	R	R	R	R
	After reset		0	0	0	0	0	0	0

SOFT\_RESET (Bit 6): SOFT\_RESET
G\_PORT\_STS (Bit 5): GET\_PORT\_STATUS

G\_DEVICE\_ID (Bit 4) : GET\_DEVICE\_ID VENDOR (Bit 3) : Vender class request

CLASS (Bit 2) : Class request

ExSTANDARD (Bit 1): Not support auto Bus Enumeration

(SET\_DESCRIPTOR, SYNCH\_FRAME)

STANDARD (Bit 0): Standard request

#### 3.16.3.12 DATASET Register

This register shows whether FIFO has data or not.

The application program can be checked it by accessing this register that whether FIFO has data or not.

In the receiving status, when valid data transfer from USB host finished, bit which correspond to applicable endpoint is set to "1" and generate interrupt. And, when application read data of 1-packet, this bit is cleared to "0". In the transmitting status, when it terminated that 1-packet data transfer to FIFO, this bit is set to "1". And when valid data is transferred to USB host, this bit is cleared to "0" and generates interrupt.

DATASET1 (07CCH)

	7	6	5	4	3	2	1	0
bit Symbol	EP3_DSET_B	EP3_DSET_A	EP2_DSET_B	EP2_DSET_A	EP1_DSET_B	EP1_DSET_A		EP0_DSET_A
Read/Write	R	R	R	R	R	R		R
After reset	0	0	0	0	0	0		0

DATASET2 (07CDH)

	7	6	5	4	3	2	1	0
bit Symbol	EP7_DSET_B	EP7_DSET_A	EP6_DSET_B	EP6_DSET_A	EP5_DSET_B	EP5_DSET_A	EP4_DSET_B	EP4_DSET_A
Read/Write	R	R	R	R	R	R	R	R
After reset	0	0	0	0	0	0	0	0

Note: DATASET1<EP3\_DSET\_B>, DATASET2 registers are not used at TMP92CZ26A.

#### Single packet mode

(DATASET1: Bit0, bit2, bit4 and bit6 DATASET2: Bit0, bit2, bit4 and bit6) These bits show whether FIFO of applicable endpoint has data or not.

In endpoint of receiving mode, if bit 1 of applicable endpoint is "1", data that should be read exist to FIFO. Access EPx\_SIZE register, and grasp size of data that should be read, and read data of its size. When this bit is "0", data that should be read does not exist.

In endpoint of transmitting mode, if bit of applicable endpoint is "0", CPU can be transferred data under the payload. If its bit is "1", because of FIFO have transfer waiting data, transfer data to FIFO in UDC after applicable bit was cleared to "0". When short-packet is transferred, access EOP register after writing transmission data to applicable endpoint.

### Dual packet mode

(DATASET1: Bit3, bit5 and bit7 DATASET2: Bit1, bit3 bit5 and bit7)

These bits become effective in the dual packet mode. This mode has FIFO of 2-packets.

Each packet (called packet-A, packet-B) has DATASET-bit.

In isochroous transfer, it shows data transfer that can access in present frame the packet. This is different from above one. In this case, the bit that whether A or B is set to "1", it is renewed according as shifting flame.

- Note1: In the receiving mode, if bits that A-packet and B-packet of applicable endpoint are "1", read data that packet-number should be received, after checking DATASIZE<PACKET\_ACTIVE>.
- Note2: In the transmitting mode, if the both A and B bits are not "1", it means that there are space in FIFO. So, write data for payload or less to FIFO. If transmission become short-packet, write "0" to EOP<EPn\_EOPB> after writing data to the FIFO. The maximum size that can be written to A or B packet is same with maximum payload size. If the both A and B bits are "0", continuous writing of double maximum payload size are available.
- Note3: In the dual packet transmitting mode, if both A and B packet are empty and EOP<EPn\_EOPB> is written "0", the NULL-data is set to FIFO. In the single mode, the NULL-data is also set to FIFO if the above operation is executed by A packet don't have data state.

3.16.3.13 EPx\_STATUS Register (x: 0 to 7)

These registers are status registers for each endpoint. The <SUSPEND> is common for all endpoint.

EP0_STATUS (0790H)		7	6	5	4	3	2	1	0
	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
	Read/Write		R	R	R	R	R	R	R
	After reset		0	0	1	1	1	0	0
		7	6	5	4	3	2	1	0
EP1 STATUS	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
(0791H)	Read/Write		R	R	R	R	R	R	R
	After reset		0	0	1	1	1	0	0
		7	6	5	4	3	2	1	0
EP2_STATUS	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
(0792H)	Read/Write		R	R	R	R	R	R	R
	After reset		0	0	1	1	1	0	0
		7	6	5	4	3	2	1	0
EP3_STATUS (0793H)	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
(079311)	Read/Write		R	R	R	R	R	R	R
	After reset		0	0	1	1	1	0	0
EP4_STATUS (0794H)		7	6	5	4	3	2	1	0
	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
	Read/Write		R	R	R	R	R	R	R
	After reset		0	0	1	1	1	0	0
		7	6	5	4	3	2	1	0
EP5_STATUS (0795H)	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
	Read/Write		R	R	R	R	R	R	R
	After reset		0	0	1	1	1	0	0
EP6_STATUS (0796H)		7	6	5	4	3	2	1	0
	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
	Read/Write		R	R	R	R	R	R	R
	After reset		0	0	1	1	1	0	0
		7	6	5	4	3	2	1	0
EDZ CTATUC	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
EP7_STATUS (0797H)	Read/Write		R	R	R	R	R	R	R
	After reset		0	0	1	1	1	0	0

Note: EP4, 5, 6 and 7\_STATUS registers are not used TMP92CZ26A.

TOGGLE Bit (Bit6) This bit shows status of toggle sequence bit.

0: TOGGLE Bit0 1: TOGGLE Bit1

SUSPEND (Bit5) This bit shows status of power management of UDC.

0: RESUME In the SUSPEND status, some limitation about accessing to UDC is needed.

For the detail, refer 3.10.9.

**STATUS [2:0]** These bits show status of endpoint of UDC. (Bit4 to bit2) The status show whether transfer it or not, or show result of transfer. These are depending on transfer type. (For the Isochronous transfer type, refer 3.10.6.) 000: READY Receiving: Device can be received. In the endpoint 1 to 7, this register is initialized to "READY" by setting transfer type at SET\_CONFIGURATION. In the endpoint 0, this register is initialized to "READY" by detecting USB reset from This is initialized to "READY" by terminating the status stage without error. Transmitting: Basically, this is same with "Receiving". But in transmitting, when data for transmission is set to FIFO and answer to token from host and transfer data to host collect and received ACK, status register is not change, and it keeps "READY". In this case, EPx\_Empty\_A or EPx\_Empty\_B interrupt show terminates transfer correctly. 001: DATAIN UDC set to DATAIN and generates EPx\_FULL\_A or EPx\_FULL\_B interrupt when data is received from the host without error. 010: FULL Refer 3.10.8 (2) Details for the STATUS register. 011: TX\_ERR After transfer data to IN token from host, UDC set TX-ER to status register when it is not received "ACK" from host. In this case, an interrupt is not generated. The hosts re-try and transfer IN token to this. 100: RX\_ERR UDC set RX\_ERR to status register without transmitting "ACK" to host when an error (like a CRC-error) is detected in data of received token. In this case, an interrupt is not generated. The hosts re-try and transfer IN token to this. 101: BUSY This status is used only for the control transfer type and it is set when a token of status-stage is received from the host after terminated data-stage. When status-stage can be finished, terminate correctly and returns to READY. This is not used in the Bulk and interrupts transfer type. 110: STALL This status shows that applicable endpoint is STALL status. This status, return STALL-handshake except SETUP-token. In the control endpoint, returns to READY from stall condition when SETUP-token is received. In the other endpoint, returns to READY when initialization command of FIFO is received. (Note) In Automatically answer of Set\_Interface request, request to interface 4 to 6 may not become to request error. If this is problem, in Set\_Interface request answer, set Standard Request Mode <S\_INTERFACE> to "1" and use software. 111: INVALID This status shows that applicable endpoint is UNCONFIGURED status. In this status, the UDC has no reaction when token is received from the host. By reset, all endpoint set to INVALID status. Only endpoint 0 returns to READY by

receiving USB-reset. Applicable endpoint returns to READY by configured.

TOSHIBA

#### FIFO\_DISABLE (Bit1)

0: FIFO enabled

1: FIFO disabled

STAGE\_ERROR (Bit0)

0: SUCCESS 1: ERROR This bit symbol shows FIFO status except EP0.

If the FIFO is set to disabled, the UDC transmits NAK handshake forcibly for the all transfer. Disabled or enabled is set by COMMAND register. This bit is cleared to "0" when transfer type is changed.

This bit symbol shows that status stage is not terminated correctly. ERROR is set when a status stage is not terminated correctly and new SETUP token is received.

When this bit is "1", this bit is cleared to "0" by read EP0\_STATUS register. This bit is not cleared even if normal control transfer or other transfer is executed after. To clear, read this bit. When software transaction is finished and UDC writes EOP register, UDC shifts to status register and waits termination of status stage. In this case, if software is needed to confirm that status stage is terminated correctly, when a new request flag is received, it can be confirmed that whether last request terminate correctly or not. And during request routine in software, when new request flag is asserted, it can be confirmed that whether last request is canceled or not halfway.

# 3.16.3.14 EPx\_SIZE Register (x: 0 to 7)

These registers have following function.

- a) In the receiving, showing data number for 1 packet which was received correctly.
- b) In the transmitting, it shows payload size. But it shows length value when short packet is transferred.
  - This register is not needed to read when it is transmitting.
- c) Showing dual packet mode and effective packet.

Each endpoint has H (High)-register that shows upper bit 9 to bit 7 of data size and L (Low) register which shows lower bit 6 to bit 0 and control bit of FIFO.

And each H/L register has 2-set for dual-packet mode.

By reset, these are initialized to maximum payload size.

		7	6	5	4	3	2	1	0
EP0_SIZE_L_A (0798H)	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
	Read/Write	R	R	R	R	R	R	R	R
	After reset	1	0	0	0	1	0	0	0
		7	6	5	4	3	2	1	0
EP1_SIZE_L_A (0799H)	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
(079911)	Read/Write	R	R	R	R	R	R	R	R
	After reset	1	0	0	0	1	0	0	0
		7	6	5	4	3	2	1	0
EP2_SIZE_L_A	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
(079AH)	Read/Write	R	R	R	R	R	R	R	R
	After reset	1	0	0	0	1	0	0	0
		7	6	5	4	3	2	1	0
EP3 SIZE L A	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
(079BH)	Read/Write	R	R	R	R	R	R	R	R
	After reset	1	0	0	0	1	0	0	0
		7	6	5	4	3	2	1	0
EP4 SIZE L A	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
(079CH)	Read/Write	R	R	R	R	R	R	R	R
	After reset	1	0	0	0	1	0	0	0
		7	6	5	4	3	2	1	0
EP5_SIZE_L_A (079DH)	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
	Read/Write	R	R	R	R	R	R	R	R
	After reset	1	0	0	0	1	0	0	0
EP6_SIZE_L_A (079EH)		7	6	5	4	3	2	1	0
	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
	Read/Write	R	R	R	R	R	R	R	R
	After reset	1	0	0	0	1	0	0	0
		7	6	5	4	3	2	1	0
	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
EP7_SIZE_L_A (079FH)	Read/Write	R	R	R	R	R	R	R	R
	After reset	1	0	0	0	1	0	0	0

Note EP4,5,6,7\_SIZE\_L\_A registers are not used at TMP92CZ26A.

		7	6	5	4	3	2	1	0
	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
EP1_SIZE_L_B (07A1H)	Read/Write						R	R	R
,	After reset						0	0	0
		7	6	5	4	3	2	1	0
	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
EP2_SIZE_L_B (07A2H)	Read/Write						R	R	R
(OTAZIT)	After reset						0	0	0
		7	6	5	4	3	2	1	0
EP3_SIZE_L_B (07A3H)	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
,	Read/Write						R	R	R
	After reset						0	0	0
		7	6	5	4	3	2	1	0
EP4_SIZE_L_B	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(07A4H)	Read/Write						R	R	R
	After reset						0	0	0
		7	6	5	4	3	2	1	0
EP5_SIZE_L_B	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(07A5H) _	Read/Write						R	R	R
	After reset						0	0	0
		7	6	5	4	3	2	1	0
EP6_SIZE_L_B	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(07A6H)	Read/Write						R	R	R
	After reset						0	0	0
		7	6	5	4	3	2	1	0
EP7_SIZE_L_B	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(07A7H)	Read/Write						R	R	R
	After reset						0	0	0

Note EP3,4,5,6,7\_SIZE\_L\_B registers are not used at TMP92CZ26A.

**TOSHIBA** 

ī		7	6	5	4	3	2	1	0
EP1_SIZE_H_A	bit Symbol			$\overline{}$	$\sqrt{}$		DATASIZE9	DATASIZE8	DATASIZE7
(07A9H) _	Read/Write				//		R	R	R
	After reset			$\overline{}$			0	0	0
		7	6	5	4	3	2	1	0
EP2_SIZE_H_A	bit Symbol		<u> </u>	<u> </u>		$\overline{}$	DATASIZE9	DATASIZE8	DATASIZE7
(07AAH)	Read/Write			$\overline{}$	$\overline{}$		R	R	R
·	After reset						0	0	0
		7	6	5	4	3	2	1	0
	bit Symbol					/	DATASIZE9	DATASIZE8	DATASIZE7
EP3_SIZE_H_A (07ABH)	Read/Write				//	//	R	R	R
(0771511)	After reset				$\bigg  \bigg $	$\bigg  \bigg $	0	0	0
İ		7	6	5	4	3	2	1	0
	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
EP4_SIZE_H_A	Read/Write						R	R	R
(07ACH)	After reset						0	0	0
		7	6	5	4	3	2	1	0
	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
EP5_SIZE_H_A	Read/Write						R	R	R
(07ADH) _	After reset						0	0	0
		7	6	5	4	3	2	1	0
	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
EP6_SIZE_H_A	Read/Write						R	R	R
(07AEH)	After reset						0	0	0
		7	6	5	4	3	2	1	0
	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
	Read/Write						R	R	R
EP7_SIZE_H_A (07AFH)	After reset						0	0	0

Note EP4,5,6,7\_SIZE\_H\_A registers are not used at TMP92CZ26A.

EP1_SIZE_H_B (07B1H)		7	6	5	4	3	2	1	0
(0/610)	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
	Read/Write						R	R	R
	After reset						0	0	0
EP2_SIZE_H_B		7	6	5	4	3	2	1	0
(07B2H) <sup>—</sup>	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
	Read/Write		/		/		R	R	R
	After reset						0	0	0
ED2 017E II D		7	6	5	4	3	2	1	0
EP3_SIZE_H_B (07B3H)	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
, ,	Read/Write		/		/		R	R	R
	After reset		/		/		0	0	0
		7	6	5	4	3	2	1	0
EP4_SIZE_H_B (07B4H)	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(07641)	Read/Write		/		/		R	R	R
	After reset						0	0	0
		7	6	5	4	3	2	1	0
EP5_SIZE_H_B	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(07B5H)	Read/Write		/		/		R	R	R
	After reset						0	0	0
		7	6	5	4	3	2	1	0
EP6_SIZE_H_B	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(07B6H)	Read/Write						R	R	R
	After reset						0	0	0
		7	6	5	4	3	2	1	0
EP7_SIZE_H_B	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(07B7H)	Read/Write						R	R	R
	After reset						0	0	0

Note EP3,4,5,6,7\_SIZE\_H\_B registers are not used at TMP92CZ26A.

DATASIZE[9:7] (H register: Bit2 to bit0)

DATASIZE[6:0] (L register: Bit6 to bit0)

In receiving, data number that 1 packet received from the host is shown. This is renewed when a data from the host is received with no error.

PKT\_ACTIVE (L register: Bit7)

1: OUT\_ENABLE 0: OUT\_DISABLE When dual-packet mode is selected, this bit show packet that can be accessed. In this case, the UDC accesses packets that divide FIFO (Packet A and Packet B) mutually. When FIFO in UDC is accessed by CPU, refer to this bit. If receiving endpoint, start reading from packet that this bit is "1". In single-packet mode, this bit is no meaning because of the packet-A is always used.

#### 3.16.3.15 FRAME Register

This register shows frame number which is issued with SOF token from the host and is used for Isochronous transfer type.

Each HIGH and LOW registers show upper and lower bits.

FRAME\_L (07E1H)

	7	6	5	4	3	2	1	0
bit Symbol	-	T[6]	T[5]	T[4]	T[3]	T[2]	T[1]	T[0]
Read/Write	R	R	R	R	R	R	R	R
After reset	0	0	0	0	0	0	0	0

FRAME\_H (07E2H)

	7	6	5	4	3	2	1	0
bit Symbol	T[10]	T[9]	T[8]	T[7]		CREATE	FRAME_STS1	FRAME_STS0
Read/Write	R	R	R	R		R	R	R
After reset	0	0	0	0		0	1	0

T[10:7] (H register: Bit7 to bit4) T[6:0] (L register: Bit6 to bit0)

These bits are renewed when SOF-token is received. And it shows frame-number.

CREATE (H register: Bit2)

0: DISABLE 1: ENABLE These bits show enable function that generate SOF SOF automatically from UDC. This is used for the case of receiving error of SOF token.

This function is set by accessing COMMAND register.

By reset, this bit is initialized to "0".

FRAME STS[1:0]

(H register: Bit1 and bit0)

0: BEFORE 1: VALID 2: LOST These bits show the status whether a frame number that is shown FRAME register is correct or not. At the LOST status, a correct frame number is undefined.

If this register is "VALID", number that is shown to FRAME register is correct.

If this register is "BEFORE", when SOF auto generation, BEFORE condition shows it from USB host controller inside that from SOF generation time to receive SOF token. Correct value as frame-number is value that is selected from FRAME register value.

# 3.16.3.16 ADDRESS Register

This register shows device address which is specified by the host in bus enumeration.

By reading this register, a present address can be confirmed.

ADDRESS (07E3H)

	7	6	5	4	3	2	1	0
bit Symbol		A6	A5	A4	A3	A2	A1	A0
Read/Write		R	R	R	R	R	R	R
After reset		0	0	0	0	0	0	0

ADDRESS [6:0] (Bit6 to bit0)

The UDC compares this register and address in all packet ID, and UDC judges whether it is an effective transaction or not.

This is initialized to "00H" by USB reset.

# 3.16.3.17 EOP Register

This register is used when a dataphase of control transfer type terminate or when a short packet is transmitting of bulk-IN, interrupt-IN.

505		7	6	5	4	3	2	1	0
EOP (07CFH)	bit Symbol	EP7_EOPB	EP6_EOPB	EP5_EOPB	EP4_EOPB	EP3_EOPB	EP2_EOPB	EP1_EOPB	EP0_EOPB
(U/CFH)	Read/Write	W	W	W	W	W	W	W	W
	After reset	1	1	1	1	1	1	1	1

Note: EOP<EP7\_EOPB, EP6\_EOPB, EP5\_EOPB, EP4\_EOPB> registers are not used at TMP92CZ26A.

In a dataphase of control transfer type, write "0" to <EP0\_EOPB> when all transmission data is written to the FIFO, or read all receiving data from the FIFO. UDC is terminated status stage by this signal.

When short packet is transmitted by using bulk-IN or interrupt-IN endpoint, use this for terminate writing transmission data. In this case, write "0" to <EP0\_EOPB> of writing endpoint. Write "1" to another bit.

#### 3.16.3.18 Port Status Register

This register is used when a request of printer class is received.

In case of request of GET\_PORT\_STATUS, the UDC operates automatically by using this data.

Port Status (07E0H)

	7	6	5	4	3	2	1	0
bit Symbol	Reserved7	Reserved6	PaperError	Select	NotError	Reserved2	Reserved1	Reserved0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	1	1	0	0	0

Note: TMP92CZ26A don't use this register because of not support to printer-class.

The data should be written before receiving request.

Write "0" to <Reserved> bit of this register. This register is initialized to "18H" by reset.

## 3.16.3.19 Standard Request Mode Register

This register set answer for Standard Request either answer automatically in Hardware or control in software. Each bit mean kind of request.

When this register is set applicable bit to "0", answer is executed automatically by hardware. When this register is set applicable bit to "1", answer is controlled by software. If request is received during hardware control, interrupt signal (INT\_SETUP, INT\_EP0, INT\_STAS, INT\_STAN) is set to disable. If request is received during software control, interrupt signal is asserted, and it is controlled by software.

Standard Request Mode (07D8H)

		7	6	5	4	3	2	1	0
9	bit Symbol	S_Interface	G_Interface	S_Config	G_Config	G_Descript	S_Feature	C_Feature	G_Status
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	After reset	0	0	0	0	0	0	0	0

S\_Intetface (Bit 7): SET\_INTERFACE **G\_Interface** (Bit 6): GET\_INTERFACE S\_Config (Bit 5): SET\_CONFIGRATION (Bit 4): GET\_CONFIGRATION G\_Config  $G_Descript$ (Bit 3): GET\_DESCRIPTOR (Bit 2): SET\_FEATURE S\_Feature C\_Feature (Bit 1): CLEAR\_FEATURE **G\_Status** (Bit 0): GET\_STATUS

## 3.16.3.20 Request Mode Register

This register set answer for Class Request either answer automatically in Hardware or control in software. Each bit mean kind of request.

When this register is set applicable bit to "0", answer is executed automatically by hardware. When this register is set applicable bit to "1", answer is controlled by software. If request is received during hardware control, interrupt signal (INT\_SETUP, INT\_EP0, INT\_STAS, INT\_STATUSN) is set to disable. If request is received during software control, interrupt signal is asserted, and it is controlled by software.

Request Mode (07D9H)

	7	6	5	4	3	2	1	0
bit Symbol		Soft_Reset	G_Port_Sts	G_DeviceId				
Read/Write		R/W	R/W	R/W				
After reset		0	0	0				

Note: TMP92CZ26A don't use this register because of printer-class is not support automatic answer.

- (Bit 7) : Reserved
Soft\_Reset (Bit 6) : SOFT\_RESET
G\_Port\_Sts (Bit 5) : GET\_PORT\_STATUS
G\_Config (Bit 4) : GET\_DEVICE\_ID
G\_Descript (Bit 3 to 0) : Reserved

Note1: SET\_ADDRESS request is supported by only auto-answer.

Note2: SET\_DESCRIPTOR and SYNCH\_FRAME are controlled by only software .

Note3: Vendor Request and Class Request (Printer Class and so on) are controlled by only software.

Note4: INT\_SETUP, EP0, STAS and STASN interrupts assert only when it is software-control.

#### 3.16.3.21 COMMAND Register

This register sets COMMAND at each endpoint. This register can be set selection of endpoint in bit6 to bit4 and kind of COMMAND in bit3 to bit0.

COMMAND for endpoint that is supported is ignored.

COMMAND (07D0H)

	7	6	5	4	3	2	1	0
bit Symbol		EP[2]	EP[1]	EP[0]	Command[3]	Command[2]	Command[1]	Command[0]
Read/Write		W	W	W	W	W	W	W
After reset		0	0	0	0	0	0	0

Note: When writing to this register, the recovery time of 2clock at 12MHz is needed. If writing continuously, insert dummy instruction more than 250 ns.

#### EP [2:0] (Bit6 to bit4)

000: Select endpoint 0 001: Select endpoint 1 010: Select endpoint 2 011: Select endpoint 3

## COMMAND [3:0] (Bit3 to bit0)

0000: Reserved 0001: Reserved 0010: SET\_DATA0

This COMMAND clear toggle sequence bit of applicable endpoint (EP0 to EP3).

If this COMMAND is inputted, it set toggle sequence bit of applicable endpoint to "0" compulsively. Data toggle for transfer is renewed automatically by UDC. However, if setting toggle sequence bit of endpoint to "0" compulsively, this COMMAND execution need. If control transfer type and Isochronous transfer type, execution this COMMND don't need because of controlling in hardware.

0011: RESET This COMMAND reset applicable endpoint (EP0 to EP3).

> If this COMMAND is inputted, applicable endpoint is initialized. CLEAR\_FEATURE request stall endpoint. When this stall is cleared, execute this COMMAND. (This command doesn't affect to transfer mode.)

This command Initialize following item.

· Clear toggle sequence bit of applicable endpoint.

· Clear STALL of applicable endpoint.

· Set to FIFO\_ENABLE condition.

0100: STALL This COMMAND set applicable endpoint to STALL (EP0 to EP3).

If STALL handshake must be return as answer for device request, execute this

command.

0101: INVALID This COMMAND set condition to prohibition using applicable endpoint (EP1 to EP3).

> If UDC detect USB\_RESET signal from USB host, it set all endpoint (except endpoint 0) to prohibition using it automatically. If Config and Interface are changed by device

request, set endpoint that is not used to prohibit using.

0110: CREATE\_SOF This COMMAND set quasi-SOF generation function to enable (EP0).

Default is set to disable, it need using for Isochronous transfer.

0111: FIFO\_DISABLE This COMMAND set FIFO of applicable endpoint to disable (EP1 to EP3).

> If this command is set from external, all of transfer for applicable endpoint returns NAK. When it is set from external if during receiving packet, this becomes valid from next

token. This command doesn't affect packet that is transferring.

1000: FIFO\_ENABLE This COMMAND set FIFO of applicable endpoint to enable (EP1 to EP3).

If FIFO is set to disable by FIFO\_DISABLE COMMAND, this command is used for release disable condition. If during receiving packet, this becomes valid from next token. If USB\_RESET is detected from host and RESET COMMAND execute and transfer mode is set by using SET\_CONFIG and SET\_INTERFACE request, applicable

endpoint become FIFO\_ENABLE condition.

1001: INIT\_DESCRIPTOR This COMMAND is used if descriptor RAM is rewritten during operates system (EP0).

If UDC detect USB\_RESET from host controller, it read content of descriptor RAM

automatically, and it set various setting.

If descriptor RAM is changed during operates system, it must read setting again. Therefore, execute this command. Case of connects to USB host, this function start

reading automatically. Therefore, don't have to execute this command.

1010: FIFO\_CLEA This COMMAND initializes FIFO of applicable endpoint (EP1 to EP3).

However, EPx\_STATUS<TOGGLE> is not initialized. If resetting by software, execute this COMMAND.

This command Initialize following item.

• Clear STALL of applicable endpoint.

• Set to FIFO\_ENABLE condition.

1011: STAL\_CLEAR This COMMAND clear STALL of applicable endpoint (EP1 to EP3).

If clearing only STALL of endpoint, execute this COMMAND.

#### 3.16.3.22 INT\_Control Register

INT\_STASN interrupt is disabled and enabled by value that is written to this register.

This is initialized to disable by external reset. When setup packet is received, it becomes to disable.

INT\_Control (07D6H)

		7	6	5	4	3	2	1	0
I	bit Symbol					/			Status_nak
	Read/Write					/			R/W
	After reset					/		/	0

In control read transfer, if host terminate dataphase in small data length (smaller than data length that is specified to wLength by host), device side and stage management cannot be synchronized. Therefore, INT\_STASN interrupt inform that shift to status stage.

If this interrupt don't need, it can set to disable because of this interrupt is asserted every status stage.

#### STATUS\_NAK (Bit0)

0: INT\_STATSN interrupt disable1: INT\_STATSN interrupt enable

# 3.16.3.23 USB STATE Register

This register shows device state of present for connection with USB host.

USB STATE (07CEH)

		7	6	5	4	3	2	1	0
Ε	bit Symbol						Configured	Addressed	Default
	Read/Write						R/W	R	R
I	After reset						0	0	1

Inside UDC, answer for each Device Request is managed by referring this bits (Configured, Addressed and Default). If transaction for SET\_CONFIG request is executed by using software, write present state to this register. If host appointconfig0, this becomes Unconfigured. And returning to Addressed state is needed. Therefore, if host appoint config0, write bit2 to "0".

When Configured bit (Bit2) is written "0", Addressed bit (bit 1) is set automatically by hardware. When host appoint config value that supported by device, device must execute mode setting of each endpoint by using value that is appointed by endpoint-descriptor in the config-descriptor. After finish mode setting, set Configured bit (Bit2) to "1" before access EOP register. When this bit is set to "1", Addressed bit (Bit1) is set to "0" automatically.

## Bit2 to bit0

000: Default010: Addressed100: Configured

#### 3.16.3.24 EPx\_MODE Register (x: 1 to 3)

This register sets transfer mode of endpoint (EP1 to EP3).

If transaction of SET\_CONFIG and SET\_INTERFACE are set to software control, this control must use appointed config or interface. When it is setting mode, access this register.

EP1\_MODE (0789H)

EP2\_MODE (078AH)

EP3\_MODE (078BH)

	7	6	5	4	3	2	1	0
bit Symbol			Payload[2]	Payload[1]	Payload[0]	Mode[1]	Mode[0]	Direction
Read/Write			R/W	R/W	R/W	R/W	R/W	R/W
After reset			0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit Symbol			Payload[2]	Payload[1]	Payload[0]	Mode[1]	Mode[0]	Direction
Read/Write			R/W	R/W	R/W	R/W	R/W	R/W
After reset			0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit Symbol			Payload[2]	Payload[1]	Payload[0]	Mode[1]	Mode[0]	Direction
Read/Write			R/W	R/W	R/W	R/W	R/W	R/W
After reset			0	0	0	0	0	0

There is limitation to timing that can be written.

If transaction for SET\_CONFIG and SET\_INTERFACE are set to software control, after received INT\_SETUP interrupt, finish writing before access EOP register. This register prohibits writing when it is other timing, and it is ignored.

# DIRECTION (Bit0)

0: OUT Direction of from host to device 1: IN Direction of from device to host

## MODE [1:0] (Bit2 and bit1)

00: Control transfer type

01: Isochronous transfer type

10: Bulk transfer type or interrupt transfer type

11: Interrupt (No toggle)

Note: If setting endpoint that is set to Isochronous transfer mode to "no use", after changed to Isochronous mode, set to "no use" by COMMAND register.

#### PAYLOAD [2:0] (Bit3, bit4 and bit5)

000: 8 bytes

001: 16 bytes

010: 32 bytes

011: 64 bytes

0100:128 bytes

0101:256 bytes

0110:512 bytes

0111:1023 bytes (Note1, 2)

Note1: Max packet size of Isochronous transfer type is 1023 bytes.

Note2: If except 8, 16, ..., 1023 was set to wMaxPacketSize of descriptor, Payload more than descriptor value is set by auto-answer of Set\_Configration and Set\_Interface.

Others (Bit6 and bit7) Reserved

# 3.16.3.25 EPx\_SINGLE Register

This register sets mode of FIFO in each endpoint (SINGLE/DUAL).

EPx\_SINGLE1 (07D1H)

	7	6	5	4	3	2	1	0
bit Symbol	EP3_SELECT	EP2_SELECT	EP1_SELECT		EP3_SINGLE	EP2_SINGLE	EP1_SINGLE	
Read/Write	R/W	R/W	R/W		R/W	R/W	R/W	
After reset	0	0	0		0	0	0	

Note: Endpoint 3 support only SINGLE mode at TMP92CZ26A.

#### Bit number

- 0: No use
- 1: EP1\_SINGLE
- 2: EP2\_SINGLE
- 3: EP3\_SINGLE
- 4: No use
- 5: EP1\_SELECT
- 6: EP2\_SELECT
- 7: EP3\_SELECT

When EPx\_SELECT bit is "1", EPx\_SINGLE bit become valid in following content.

0: DUAL mode 1: SINGLE mode

If set ting content of EPx\_SINGLE bit to valid, set EPx\_SELECT bit to "1".

0: Invalid 1: Valid

## 3.16.3.26 EPx\_BCS Register

This register set mode that access to FIFO in each endpoint.

EPx\_BCS1 (07D3H)

	7	6	5	4	3	2	1	0
bit Symbol	EP3_SELECT	EP2_SELECT	EP1_SELECT		EP3_BCS	EP2_BCS	EP1_BCS	
Read/Write	R/W	R/W	R/W		R/W	R/W	R/W	
After reset	0	0	0		0	0	0	

#### Bit number

- 0: No use
- 1: EP1\_BCS
- 2: EP2\_BCS
- 3: EP3\_BCS
- 4: No use
- 5: EP1\_SELECT
- 6: EP2\_SELECT
- 7: EP3\_SELECT

Always write "1" to EPx\_BCS bit.

0: Reserved 1: CPU access

If setting content of EPx\_BCS bit to valid, set EPx\_SELECT bit to "1".

0: Invalid 1: Valid

#### 3.16.3.27 USBREADY Register

This register informs finishing writing data to descriptor RAM on UDC. After assigned data to descriptor RAM, write "0" to bit0.


USBREADY (07E6H)


	7	6	5	4	3	2	1	0
bit Symbol								USBREADY
Read/Write								R/W
After reset								0

#### USBREADY (Bit0)

- 0: Writing to descriptor RAM was finished.
- 1: Writing to descriptor RAM is enable.

(However, when during connecting to host, writing to descriptor RAM is prohibited.)





Detect level of VDD signal from USB cable, and execute initialize sequence. In this case, UDC disable detecting USB\_RESET signal until USBREADY register is written "0" after released USB\_RESET.

If pull-up resister on D+ signal is controlled by using control signal, when pull-up resister is connected to host in OFF condition, this condition is equivalent condition with USB\_RESET signal by pull-down resister in host side. Therefore UDC isn't detected in USB\_RESET until write "0" to USBREADY register

Note1: Pull-up resister and control switch are needed at external of TMP92CZ26A.

Note2: Above setting is example when communication. It is needed special circuit for prevent flow current at connector connect detection, no-use, no connection.

**TOSHIBA** 

#### 3.16.3.28 Set Descriptor STALL Register

This register sets whether returns STALL automatically in data stage or status stage for Set Descriptor Request.

Set Descriptor STALL (07E8H)

	7	6	5	4	3	2	1	0
bit Symbol								S_D_STALL
Read/Write						/		W
After reset								0

Bit0: S D STALL

0: Software control (Default)

1: Automatically STALL

#### 3.16.3.29 Descriptor RAM Register

This register is used for store descriptor to RAM. Size of descriptor is 384 bytes. However, when storing descriptor, write according to descriptor RAM structure sample.

Descriptor RAM (0500H) (067FH)

	7	6	5	4	3	2	1	0
bit Symbol	D7	D6	D5	D4	D3	D2	D1	D0
Read/Write	R/W							
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined

This register can Read/Write only following timing; before detect USB\_RESET, during processing SET\_DESCRIPTOR request.

SET\_DESCRIPTOR request processes from INT\_SETUP assert until access EOP register.

If there is rewriting request of descriptor in SET\_DESCRIPTOR, process request following sequence.

- 1) Read descriptor that is transferred by SET\_DESCRIPTOR requests every packet.
- 2) When reading descriptor number of last packet finished, write all descriptors to RAM for descriptor.
- 3) When writing finished, execute INIT\_DESCRIPTOR of COMMAND register.
- 4) When all process finished, access EOP register, and finish status stage.
- 5) When INT\_STAS is received, it shows normal finish of status stage.

If USB\_RESET is detected, it starts reading automatically. Therefore, when it connect to host, executing of INIT\_DESCRIPTOR command is not needed.

# 3.16.4 Descriptor RAM

This area stores descriptor that is defined in USB. Device, Config, Interface, Endpoint and String descriptor must set to RAM by using following format.

Device descriptor	18 bytes
Config 1 descriptor (Interfaces, endpoints)	
	Under 255 bytes
Config 2 descriptor (Interfaces, ENDPOINT)	Under 255 bytes
String0 length	1 byte
String1 length	1 byte
String2 length	1 byte
String3 length	1 byte
String0 descriptor	Under 63 bytes
String1 descriptor	Under 63 bytes
	Olidei do bytes
String2 descriptor	Under 63 bytes
String3 descriptor	
	Under 63 bytes

- Note 1: If String Descriptor is supported, set StringxLength area to size0. No support String Dedcriptor is returned STALL.
- Note 2: Config Descriptior refers to descriptor sample.
- Note 3: Sequencer in UDC decides Config number, Interface number and Endpoint number. Therefore, if supporting Endpoint number is small, assign address according as priority.
- Note 4: This function become effective only case of store descriptor as RAM.
- Note 5: RAM size is total 384 bytes.
- Note 6: Possible timing in RD/WR of descriptor RAM is only before detect USB\_RESET and processing SET\_DESCRIPTOR request. (Prohibit access except this timing.)

  Writing must finish before connect to USB host and processing SET\_DESCRIPTOR request. SET\_DESCRIPTOR request processes from INT\_SETUP assert until access EOP register.

# Descriptor RAM setting example:

Address	Data	Description	Description
Device Des	scriptor		
500H	12H	bLength	
501H	01H	bDescriptorType	Device Descriptor
502H	00H	bcdUSB (L)	USB Spec 1.00
503H	01H	bcdUSB (H)	IFC's specify own
504H	00H	bDeviceClass	·
505H	00H	bDeviceSubClass	
506H	00H	bDeviceProtocol	
507H	08H	bMaxPacketSize0	
508H	6CH	bVendor (L)	Toshiba
509H	04H	bVendor (H)	
50AH	01H	IdProduct (L)	
50BH	10H	IdProduct (H)	
50CH	00H	bcdDevice (L)	Release 1.00
50DH	01H	bcdDevice (H)	
50EH	00H	bManufacture	
50FH	00H	IProduct	
510H	00H	bSerialNumber	
511H	01H	bNumConfiguration	
Config1 De	scriptor	•	
512H	09H	BLength	
513H	02H	bDescriptorType	Config Descriptor
514H	4EH	wtotalLength (L)	78 bytes
515H	00H	wtotalLength (H)	
516H	01H	bNumInterfaces	
517H	01H	bConfigurationValue	
518H	00H	iConfiguration	
519H	A0H	bmAttributes	Bus powered-remote wakeup
51AH	31H	MaxPower	98 mA
Interface0	Descriptor A	AlternateSetting0	
51BH	09H	bLength	
51CH	04H	bDescriptorType	Interface Descriptor
51DH	00H	bInterfaceNumber	
51EH	00H	bAlternateSetting	AlternateSetting0
51FH	01H	bNumEndpoint	
520H	07H	bInterfaceClass	
521H	01H	bInterfaceSubClass	
522H	01H	bInterfaceProtocol	
523H	00H	iInterface	
Endpoint1	Descriptor		
524H	07H	bLength	
525H	05H	bDescriptorType	Endpoint Descriptor
526H	01H	bEndpointAddress	OUT
527H	02H	bmAttributes	BULK
528H	40H	wMaxPacketSize (L)	64 bytes
529H	00H	wMaxPacketSize (H)	
52AH	00H	bInterval	

Address	Data	Description	Description
Interface0	Descriptor A	IternateSetting1	
52BH	09H	bLength	
52CH	04H	bDescriptorType	Interface Descriptor
52DH	00H	bInterfaceNumber	
52EH	01H	bAlternateSetting	AlternateSetting1
52FH	02H	bNumEndpoints	
530H	07H	bInterfaceClass	
531H	01H	bInterfaceSubClass	
532H	02H	bInterfaceProtocol	
533H	00H	iInterface	
Endoint1 D	escriptor		
534H	07H	bLength	
535H	05H	bDescriptorType	Endpoint Descriptor
536H	01H	bEndpointAddress	OUT
537H	02H	bmAttributes	BULK
538H	40H	wMaxPacketSize (L)	64 bytes
539H	00H	wMaxPacketSize (H)	04 bytes
53AH	00H	bInterval	
Endpoint2		Diritorvai	
53BH	07H	bLength	
53CH	05H	bDescriptorType	Endpoint Descriptor
53DH	82H	bEndpointAddress	IN
53EH	02H	bmAttributes	BULK
53FH	40H	wMaxPacketSize (L)	
		. ,	64 bytes
540H	00H	wMaxPacketSize (H)	
541H	00H	bInterval	
		IternateSetting2	
542H	09H	bLength	Interfese Descriptor
543H	04H	bDescriptorType	Interface Descriptor
544H	00H	bInterfaceNumber	Alta was at a Catting and
545H	02H	bAlternateSetting	AlternateSetting2
546H	03H	bNumEndpoints	
547H	FFH	bInterfaceClass	
548H	00H	bInterfaceSubClass	
549H	FFH	bInterfaceProtocol	
54AH	00H	iInterface	
Endpoint1	· ·	It a seed	
54BH	07H	bLength	Forhest Barrier
54CH	05H	bDescriptorType	Endpoint Descriptor
54DH	01H	bEndpointAddress	OUT
54EH	02H	bmAttributes	BULK
54FH	40H	wMaxPacketSize (L)	64 bytes
550H	00H	wMaxPacketSize (H)	
551H	00H	bInterval	
Endpoint2			
552H	07H	bLength	
553H	05H	bDescriptorType	Endpoint Descriptor
554H	82H	bEndpointAddress	IN
555H	02H	bmAttributes	BULK
556H	40H	wMaxPacketSize (L)	64 bytes
557H	00H	wMaxPacketSize (H)	
558H	00H	bInterval	

Address	DATA	Description	Description
Endpoint3	Descriptor		
559H	07H	bLength	
55AH	05H	bDescriptorType	Endpoint Descriptor
55BH	83H	bEndpointAddress	IN
55CH	03H	bmAttributes	Interrupt
55DH	08H	wMaxPacketSize (L)	8 bytes
55EH	00H	wMaxPacketSize (H)	
55FH	01H	bInterval	1 ms
String Desc	criptor Leng	th Setup Area	
560H	04H	bLength	Length of String Descriptor0
561H	10H	bLength	Length of String Descriptor1
562H	00H	bLength	Length of String Descriptor2
563H	00H	bLength	Length of String Descriptor3
String Desc	criptor0		
564H	04H	bLength	
565H	03H	bDescriptorType	String Descriptor
566H	09H	bString	Language ID 0x0409
567H	04H	bString	
String Desc	criptor1		
568H	10H	bLength	
569H	03H	bDescriptorType	String Descriptor
56AH	00H	bString	(Toshiba)
56BH	54H	bString	Т
56CH	00H	bString	
56DH	6FH	bString	0
56EH	00H	bString	
56FH	73H	bString	s
570H	00H	bString	
571H	68H	bString	h
572H	00H	bString	
573H	69H	bString	i
574H	00H	bString	
575H	62H	bString	b
576H	00H	bString	
577H	61H	bString	а
String Desc	criptor2		
String Desc	criptor3		

# 3.16.5 Device Request

# 3.16.5.1 Standard request

UDC support automatically answer in standard request.

(1) GET\_STATUS Request

This request returns status that is appointed of receive side, automatically.

bmRequestType	bRequest	wValue	wIndex	wLength	Data	
10000000B	GET_STATUS	0	0	2	Device, interface or	
10000001B			Interface		endpoint status	
10000010B			endpoint			

Request to device returns following information according to priority of little endian.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	Remote wakeup	Self power
D15	D14	D13	D12	D11	D10	D9	D8
0	0	0	0	0	0	0	0

Remote wakeup 
 It returns present remote wakeup setting.

This bit is set or reset by SET\_FEATURE or CLEAR\_FEATURE request. Default is value that is set to bmAttributes field in Config descriptor.

• Self power

It returns present power supply setting. This bit return Self or Bus Power according to value that is set to bmAttributes field in Config descriptor.

Request to interface returns 00H of number of 2 bytes.

Request to endpoint returns in according to priority of little endian following information.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	HALT
D15	D14	D13	D12	D11	D10	D9	D8
0	0	0	0	0	0	0	0

HALT

It return halts status of endpoint that is selected.

# (2) CLEAR\_FEATURE request

This request clears or disables particular function.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
00000000B 00000001B 00000010B	CLEAR_ FEATURE	Feature selector	0 Interface endpoint	0	None

• Reception side device

Feature selector: 1 Present remote wakeup setting is disabled.

Feature selector: except 1 STALL state

• Reception side interface

STALL state

• Reception side end point

Feature selector: 0 Halt of applicable endpoint is cleared.

Feature selector: except 0 STALL state

Note: If it request to endpoint that is not exist, it stall.

# (3) SET\_FEATURE request

This request set or enables particular function.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
00000000B 00000001B 00000010B	SET_ FEATURE	Feature selector	0 Interface endpoint	0	None

• Reception side device

Feature selector: 1 Present remote wakeup setting is disabled.

Feature selector: except 1 STALL state

• Reception side interface

STALL state

• Reception side end point

Feature selector: 0 Halt of applicable endpoint

Feature selector: except 0 STALL state

Note: If it request to endpoint that is not exist, it stall.

# (4) SET\_ADDRESS request

This request set device address. Following request answer by using this device address.

Answer of request is used present device address until status stage of this request finish normally.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
0000000B	SET_ADDRESS	Device Address	0	0	None

# (5) GET\_DESCRIPTOR request

This request returns appointed descriptor.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
10000000B	GET_ DESCRIPTOR	Descriptor type and Descriptor index	0 or Language ID	Descriptor length	Descriptor

- Device Device transmits device descriptor that is stored to descriptor RAM.
- Config
   Config transmits config descriptor that is stored to descriptor RAM.

   At this point, it transmits not only config descriptor but also interface and endpoint descriptor.
- String String transmits string descriptor of index that is appointed lower byte of wValue field.

Note: Decriptor of short data length in wLength and descriptor length is transmitted by automatically answer of Get\_Descriptor.

# (6) SET\_DESCRIPTOR request

This request sets or enables particular function.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
00000000B	SET_ Descriptor	Descriptor type and Descriptor index	0 or Language ID	Descriptor length	Descriptor

Automatically answer of this request does not support.

According to INT\_SETUP interrupt, if receiving request was discerned as SET\_DESCRIPTOR request, take back data after it confirmed EP0\_DSET\_A bit of DATASET register is "1". When finishing, access EOP register, and write "0" to EP0\_EOPB bit. Therefore, status stage finish. Transaction is same with vendor request.

Pleas refer to vendor request section.

# (7) GET\_CONFIGURATION request

This request returns configuration value of present device.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
10000000B	GET_ CONFIG	0	0	1	Configuration value

If it is not configured, it returns "0". If configuration, it returns configuration value.

## (8) SET\_CONFIGURATION request

This request sets device configuration.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
0000000B	SET_ CONFIG	Configuration value	0	0	None

It configured in value that is appointed by using lower byte of wValue field. When this value is "0", it is not configured.

# (9) GET\_INTERFACE request

This request returns AlternateSetting value that is set by appointed interface.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
10000001B	GET_ INTERFACE	0	Interface	1	Alternate setting

If there is not appointed interface, it become to STALL state.

# (10) SET\_INTERFACE request

This request selects AlternateSetting in appointed interface.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
0000001B	SET_ INTERFACE	Alternate setting	Interface	0	None

If there is not appointed interface, it become STALL state.

# (11) SYNCH\_FRAME request

This request transmits synchronous frame of endpoint.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
10000010B	SYNCH_FRAME	0	Endpoint	2	Frame No.

Automatically answer of this request does not support.

According to INT\_SETUP interrupt, if receiving request was discerned as SYNCH\_FRAME request, write data of 2byte in Frame No after it confirmed EP0\_DSET\_A bit of DATASET register is "0". When finishing, access EOP register, and write "0" to EP0\_EOPB bit. Therefore, status stage finish. It can be used only in case of endpoint support isochronous transfer type and support this request. Transaction is same with vendor request.

Pleas refer to vendor request section.

#### 3.16.5.2 Printer Class Request

UDC does not support "Automatic answer" of printer class request.

Transaction for Class request is the same as vendor request; answering to INT\_SETUP interrupt.

#### 3.16.5.3 Vendor request (Class request)

UDC doesn't support "Automatic answer" of Vendor request.

According to INT\_SETUP interrupt, access register that device request is stored, and discern receiving request. If this request is vendor request, control UDC from external, and execute transaction for Vendor request.

Below is explanation for case of data phase is transmitting (Control read), and case of data phase is receiving (Control write).

# (a) Control Read request

bmRequestType	bRequest	wValue	wIndex	wLength	Data
110000xxB	Vender peculiar	Vender peculiar	Vender peculiar	Vender peculiar (Expire 0)	Vendor data

When INT\_SETUP is received, judge contents of receiving request by bmRequestType, bRequest, wValue, wIndex and wLength registers. And execute transaction for each request. As application, access Setup\_Received register after request was judged. And it must inform that INT\_SETUP interrupt was recognized to UDC.

After transmitting data prepared in application, access DATASET register, and confirm EP0\_DSET\_A bit is "0". After confirming, write data FIFO of endpoint 0. If transmitting data more than payload, write data after it confirmed whether a bit of EP0\_DSET\_A in DATASET register is "0". (INT\_ENDPOINT0 interrupt is can be used.) If writing all data finished, write "0" to EP0 bit of EOP register. When UDC receive it, status stage finish automatically.

And when UDC finish status stage normally, INT\_STATUS interrupt is asserted. If finishing status stage normally is recognized to external application, manage this stage by using this interrupt signal. If status stage cannot be finished normally and during status stage, maybe new SETUP token is received. In this case, when INT\_SETUP interrupt signal is asserted, "1" is set to STAGE\_ERROR bit of EP0\_STATUS register. And it informs it to external that status stage cannot be finished normally.

And maybe dataphase finish in data number that is short than value showed to wLength by protocol of control read transfer type in USB. If application program is configured by using only wLength value, transaction for it cannot be when host shift to status stage without arriving at expecting data number. At this point, shifting to status stage can be confirmed by using INT\_STATUSNAK interrupt signal. (However, releasing mask of STATUS\_NAK bit by using interrupt control register is needed.) In Vendor Request, this problem will not generate because of receiving buffer size is set to host controller by driver, actually.

Note: In every host, data (data that is transmitted from device by payload of 8 bytes) may be recognized to short packet until confirming payload size of device side. And it may become to above case on the exterior. Therefore, if controlling standard request by using software, be careful.)

#### (b) Control write/request

## There is no dataphase

bmRequestType	bRequest	wValue	wIndex	wLength	Data
010000xxB	Vendor peculiar	Vendor peculiar	Vendor peculiar	0	None

When INT\_SETUP is received, judge contents of receiving request by bmRequestType, bRequest, wValue, wIndex, wLength registers. And execute transaction for each request. As application, access Setup\_Received register after request was judged. And it must inform that INT\_SETUP interrupt was recognized to UDC. If transaction of application finished, write "0" to EP0 bit of EOP register. When UDC receive it, status stage finish automatically.

## There is dataphase

bmRequestType	bRequest	wValue	wIndex	wLength	Data
010000xxB	Vendor peculiar	Vendor peculiar	Vendor peculiar	Vendor peculiar (Except for 0)	Vendor data

When INT\_SETUP is received, judge contents of receiving device request by bmRequestType, bRequest, wValue, wIndex, wLength registers. And execute transaction for each request. As application, access Setup\_Received register after request was judged. And it must inform that INT\_SETUP interrupt was recognized to UDC.

After receiving data prepared in application, access DATASET register, and confirm EP0\_DSET is "1". After confirming, read data FIFO of endpoint 0. If receiving data more than payload, write data after it confirmed whether a bit of EP0\_DSET\_A in DATASET register is "1". (INT\_ENDPOINT0 interrupt is can be used.) If reading all data finish, write "0" to EP0 bit of EOP register. When UDC receive it, status stage finished automatically.

And when UDC finish status stage normally, INT\_STATUS interrupt is asserted. If finishing status stage normally is recognized to external application, manage this stage by using this interrupt signal. If status stage cannot be finished normally and during status stage, maybe new SETUP token is received. In this case, when INT\_SETUP interrupt signal is asserted, "1" is set to STAGE\_ERROR bit of EP0\_STATUS register. And it informs it to external that status stage cannot be finished normally.

TOSHIBA

# Below is control flow in UDC watch from application.




Figure 3.16.6 Control Flow in UDC Watch from Application

Note 1: There is not special case in this flow such as overlap receive SETUP packet. Please refer to chaptor 4.5.2.3.

Note 2: This flow shows various request. However, transaction can be divided every each interrupt.

## 3.16.6 Transfer mode and Protocol Transaction

UDC perform automatically in hardware as follows;

- Receive packet
- Judge address endpoint transfer mode
- Error process
- Confirm toggle bit CRC of data receiving packet
- Generate including toggle bit CRC of data transmitting packet
- Handshake answer

#### (1) Protocol outline

Format of USB packet is showed to below. This is processed during transmission and receiving by hardware into UDC.

#### SYNC field

This field always exists first of each packet, and input data and internal CLK is synchronized in UDC.

#### • Packet identification field (PID)

This field follows on SYNC field at every USB packet. UDC judge PID type and judge transfer type by decoding this cord.

#### Address field

UDC confirms whether this function was appointed or not from host by using this field. UDC compares with address that was set to ADDRESS register. If an address accords with it, UDC continues process. If an address doesn't accord, UDC ignores this token.

#### • Endpoint field

If sub-channels more than two is needed in field of 4 bits, it decides it function. UDC can be supported endpoint except for control endpoint (max 7 endpoint). Token for endpoint that is permitted is ignored.

#### Frame number field

Field of 11 bits is added +1 at every frame by host. This field follows to SOF token that is transmitted in first of each frame, and frame number is appointed. UDC reads content of this field when SOF token is received, and it sets frame number to FRAME register.

#### Data field

This field is data of unit byte in 0 to 1023 bytes. When receiving it, UDC transfers only part of this data to FIFO, after CRC was confirmed, interrupt signal is asserted. And UDC informs finishing transferring data to FIFO. When transmitting, following IN token, data of FIFO is transferred. Finally, data CRC field is attached.

#### CRC function

Token is attached 5 bits, data is attached CRC of 15 bits. UDC compares CRC of received data with attached CRC automatically. When transmission, CRC is generated automatically and it is transmitted. This function may be compared by various transfer modes.

## (2) Transfer mode

UDC support transfer mode in FULL speed.

• FULL speed device

Control transfer type

Interrupt transfer type

Bulk transfer type

Isochronous transfer type

Following is explanation of UDC operation in each transfer mode.

Explanation of data flow is explanation until FIFO.

# (a) Bulk transfer type

Bulk transfer type warrants transferring no error between host and function by using detect error and retry. Basically, 3 phases (token, data and handshake are used) are used. However, if flow control and STALL condition, data phase is changed to hand shake phase, and it become to 2 phases. UDC holds status of every each endpoint, and it control flow control in hardware. Each endpoint condition can be confirmed by using EPx\_STATUS register.

#### (a-1) Transmission bulk mode

Below is transaction format of bulk transfer during transmitting.

Token: IN

• Data: DATA0/DATA1, NAK, STALL

Handshake: ACK

#### Control flow

Below is control-flow when UDC receive IN token.

- Token packet is received and address endpoint number error is confirmed, and it checks whether conform applicable endpoint transfer mode with IN token. If it doesn't conform, state return to IDLE.
- 2. Condition of EPx\_STATUS register is confirmed.
  - INVALI condition: State return to IDLE.
  - STAL condition: Stall handshake is returned and state return to IDLE.

FIFO condition is confirmed, if data number of 1 packet is not prepared, NAK handshake is returned, and state return to IDLE.

If data number of 1 packet is prepared to FIFO, it shifts to 3.

3. Data packet is generated.

Data packet generated by using toggle bit register in UDC.

Next, it transfers data from FIFO of internal UDC to SIE, and data packet is generated. At this point, it confirms transferred data number. And if there is more than max payload size of each endpoint, bit stuff error is generated, and finish transfer. And STATUS becomes to STALL.

- 4. CRC bit (counted transfer data of FIFO from first to last) is attached to last.
- 5. When ACK handshake from host is received,
  - Clear FIFO.
  - Clear DATASET register.
  - Renew toggle bit, and prepare for next.
  - Set STATUS to READY.

UDC finishes normally. FIFO can be received next data.

If it is time out without receiving ACK from host,

- Set STATUS to TX ERR.
- Put back addles pointer of FIFO.

Execute above setting. And wait next retry keeping FIFO data.

This flow is Figure 3.16.7.




Figure 3.16.7 Control Flow in UDC (Bulk transfer type (transmission)/Interrupt transfer type (transmission))

#### (a-2) Receiving bulk mode

Below is transaction format receiving bulk transfer type. It has to follow below.

• Token: OUT

Data: DATA0/DATA1

Handshake: ACK, NAK, STALL

#### Control flow

Below is control-flow when UDC receive IN token.

- Token packet is received and address endpoint number error is confirmed, and it checks whether conform applicable endpoint transfer mode with OUT token. If it doesn't conform, state return to IDLE.
- 2. Condition of status register is confirmed.
  - INVALID condition: State return to IDLE.
  - STALL condition: When dataphase finish, stall handshake is returned and state return to IDLE, and data is canceled.

FIFO condition is confirmed, if data number of 1 packet is not prepared, present transferred data is canceled, NAK handshake is returned after dataphase, and state return to IDLE.

3. Data packet is received.

Data is transferred from SIE of internal UDC to FIFO. At this point, it confirms transferred data number. And if there is more than max payload size of each endpoint, STATUS become to STALL and state return to IDLE. ACK handshake doesn't return.

4. After last data was transferred, and compare counted CRC with transferred CRC. If it doesn't conform, it sets STATUS to RX\_ERR and state return to IDLE. At this point it doesn't return ACK.

After retry, when next data is received normally, STATUS changes to DATIN. If it doesn't accord data toggle, it was judged don't take ACK in last loading. And now loading is regarded retry of last loading and data cancel. Set STATUS as RX\_ERR, return to host and return IDLE. FIFO address pointer returns. And it can be received next data.

- 5. If CRC compare with toggle and it finished normally, ACK handshake is returned. Bellow is process in UDC.
  - Set transfer data number to DATASIZE register.
  - Set DATASET register.
  - Renew toggle bit, and prepare for next.
  - Set STATUS to READY.

UDC finishes normally.

This flow is Figure 3.16.8.




Figure 3.16.8 Control Flow in UDC (Bulk transfer type (Receiving))

# (b) Interrupt transfer type

Interrupt transfer type use transaction format same with transmission bulk transfer.

When transmission by using toggle bit, hardware setting and answer in UDC are same with transmission bulk transfer. Interrupt transfer can be transferred without using toggle bit. In this case, if ACK handshake from host is not received, toggle bit is renewed, and finish normally. UDC clears FIFO for next transfer.

## (b-1) Interrupt transmitting mode (Toggle mode)

UDC operation is same with bulk transmission mode. Please refer to section (a).

# (b-2) Interrupt transmission mode (Not toggle mode)

This is same bulk transmission mode basically. However, if ACK handshake from host is not received, transaction is different.

After transmit data packet,

When ACK handshake from host is received,

- Clear FIFO.
- Clear DATASET register.
- Renew toggle bit and prepare for next.
- Set STATUS to READY.

UDC finishes normally by above transaction. FIFO can be received next data.

If it is time out without receiving ACK from host,

- Clear FIFO.
- Clear DATASET register.
- Renew toggle bit and prepare for next.
- Set STATUS to TX\_ERR.

Execute above setting. This setting is same with except STATUS.

# (c) Control transfer type

Control transfer type is configured in below three stages.

- Setup stage
- Data stage
- Status stage

Data stage is skipped sometimes. Each stage is configured in one or plural transaction. UDC executes each transaction while managing of three stages in hardware. Control transfer type has below 3 type by whether there is data stage or not, or direction.

- Control read transfer type
- Control write transfer type
- Control write transfer type (Not data stage)

3-transfer sequences are shown in Figure 3.16.10, Figure 3.16.11 and Figure 3.16.12.

UDC answers automatically about standard request in hardware. Class request, vendor request have to intervening CPU on controlling UDC.

Below is control flow in UDC and control flow in intervening CPU.

# (c-1) Setup stage

Setup stage is same with transmission bulk transaction except case of token ID become to SETUP.

However, control flow in UDC differ it.

Token: SETUPData: DATA 0Handshake: ACK

#### Control flow

Below is control flow in UDC when SETUP token is received.

- 1. SETUP token packet is received and address, endpoint number and error are confirmed. And it checks whether applicable endpoint is the control transfer mode.
- 2. STATUS register state is confirmed.

State return to IDLE only it is INVALID state.

In bulk transfer mode, receiving data is enabled by STATUS registers value and FIFO condition. However, in SETUP stage, STATUS is returned to READY and accessing from CPU to FIFO is prohibited always, and internal FIFO of endpoint 0 is cleared. And it prepares for following dataphase.

If CPU accesses Setup Received registers in UDC, it recognizes as Device request is received, and accessing from CPU to EP0 is enabled.

There is this function for receiving it if new request is received in during present device request is not finishing normally.

3. Data packet is received.

Device request of 8 bytes from SIE in UDC is transferred to below request register.

- bmRequestType register
- bmRequest register
- wValue register
- wIndex register
- wLength register
- 4. After last data was transferred, and compare counted CRC with transferred CRC. If it doesn't conform, it sets STATUS to RX\_ERR and state return to IDLE. At this point it doesn't return ACK, and host retry.
- 5. If CRC compare with toggle and it finish normally, ACK handshake is returned to host. Bellow is process in UDC.
  - Receiving device request is judged whether software control or hardware control, if request need control in software, request is informed receiving to external by asserting INT\_SETUP interrupt. If using hardware, INT\_SETUP interrupt is not asserted.
  - According to stage control flow, prepare for next stage.
  - Set STATUS to DATAIN.
  - Set toggle bit to "1".

Setup stage finishes by above.

This flow is Figure 3.16.6.

8-byte data that is transferred by this SETUP stage is device request.

CPU must process correspond it device request.

UDC detects following contents only from data of 8 bytes, and it manages stage in hardware.

- There is data stage or not
- · Data stage direction

It judges control read transfer type, control write transfer type, control write transfer type (not data phase) by them.




Figure 3.16.9 Control Flow in UDC (Setup stage)

#### (c-2) Data stage

Data stage is configured by one or plural transaction base on toggle sequence.

Transaction is same with format transmission or receiving bulk transaction.

However, below is difference.

- Toggle bit start from "1" by SETUP stage.
- It judges whether right or not by comparing IN and OUT token with direction bit of device request. If token that direction is reverse was received, it is recognized as status stage.
- INT\_ENDPOINT0 interrupt is asserted.

### (c-3) Status stage

Status stage is configured 0-data-length packet with DATA1's PID and handshake behinds IN or OUT token. It uses transaction that direction different with preceding stage.

Combination is below.

- Control read transfer type: OUT
- Control write transfer type: IN
- Control write transfer type (not dataphase): IN

UDC processes status stage base of control flow in control transfer type. At this point, CPU must write "0" to EP0 bit of EOP register in last transaction for status stage finish normally.

Below is detail of status stage.

#### (c-3-1) IN status stage

Below is IN status stage transaction format.

- Token: IN
- Data: DATA1 (0 data length), NAK, STALL
- Handshake: ACK

#### Control flow

Below is transaction flow of IN status stage in UDC.

- Token packet is received and address, endpoint number and error are confirmed. If it doesn't conform, state return to IDLE. If status stage is enabled base on stage control flow in UDC, advance next stage.
- 2. STATUS register state is confirmed.
  - INVALID condition: State return to IDLE.
  - STALL condition: Stall handshake is returned and state return to IDLE.

It confirm whether EOP register is accessed or not by external. If it is not accessing, NAK handshake is returned for continue control transfer. And state return to IDLE.

3. If EOP register is accessed was confirmed, 0-data-length data packet and CRC are transmitted.

- 4. If ACK handshake from host is received,
  - Set STATU to READY.
  - Assert INT\_STATUS interrupt.

It finishes normally by above transaction.

If it is time out without receiving ACK from host,

 Set STATUS register to TX\_ERR and state return IDLE. And wait restring status stage.

At this point, if new SETUP stage is started without status stage finish normally, UDC sets error to STATUS register.

#### (c-3-2) OUT status stage

Below is transaction format of OUT status stage.

• Token: OUT

Data: DATA1 (0 data length)

• Handshake: ACK, NAK, STALL

#### Control flow

Below is transaction flow of OUT status stage in UDC.

- 1. Token packet is received and address, endpoint number and error are confirmed. If it doesn't conform, state return to IDLE. If status stage is enabled base on stage control flow in UDC, advance next stage.
- 2. STATUS register state is confirmed.
  - INVALID condition: State return to IDLE.
  - STALL condition: Data is cleared, stall handshake is returned, and state return to IDLE.

It confirm whether EOP register is accessed or not by external. If it is not accessing, NAK handshake is returned for continue control transfer. And state return to IDLE.

- 3. If EOP register is accessed was confirmed, 0-data-length data packet and CRC are received.
- 4. If there is not error in data, ACK handshake is transmitted to host.
  - Set STATUS to READY.
  - Assert INT\_STATUS interrupt.

It finishes normally by above transaction.

If there is error in data, ACK handshake is not returned.

• Set RX\_ERR to STATUS register and return to IDLE. It waits retrying status stage.

At this point, if new SETUP stage is started without status stage finish normally, UDC sets error to STATUS register. Sequence of this protocol refers to section supplement.

#### (c-4) Stage management

UDC manages each stage of control transfer by hardware.

Each stage is changed by receiving token from USB host, or CPU accesses register. Each stage in control transfer type has to process combination software. UDC detect following contents from 8-byte data in SETUP stage. (It contents is showed to following.) And, stage is managed by judging control transfer type.

- There is data stage or not
- Data stage direction

Control read transfer type is jugged control write transfer type, control write transfer type (No data stage) by them.

Below are various conditions for changing stage in control transfer.

If receiving token for next stage from host before switching next stage from state of internal UDC, NAK handshake is returned and BUSY is informed to USB host. In all control transfer type, if SETUP token is received from host always, present transaction is stopped, and it switches SETUP stage in UDC. CPU receive new INT\_SETUP even if it is processing previous control transfer.

Stage change condition of control read transfer type

- 1. Receive SETUP token from host
  - Start setup stage in UDC.
  - Receive data in request normally and judge. And assert INT\_SETUP interrupt to external.
  - Change data stage into the UDC.
- 2. Receive IN token from host
  - CPU receive request from request register every INT\_SETUP interrupt.
  - Judge request and access Setup Received register for inform that recognized INT\_SETUP interrupt to UDC.
  - According to Device request, monitor EP0 bit of DATASET register, and write data to FIFO.
  - If UDC is set data of payload to FIFO or CPU set short packet transfer in EOP register, EP0 bit of DATASET register is set.
  - UDC transfers data that is set to FIFO to host by IN token interrupts.
  - When CPU finish transaction, it writes "0" to EP0 bit of EOP register.
  - Change status stage in UDC.
- 3. Receive OUT token from host.
  - Return ACK to OUT token, and state change to IDLE in UDC.
  - Assert INT\_STATUS interrupt to external.

These changing conditions are shown in Figure 3.16.10.




Figure 3.16.10 The Control Flow in UDC (Control Read Transfer Type)

Stage change condition of control write transfer type

- 1. Receive SETUP token from host.
  - Start setup stage in UDC.
  - Receive data in request normally and judge. And assert INT\_SETUP interrupt to external.
  - Change data stage in UDC.
- 2. Receive OUT token from host.
  - CPU receive request from request register every INT\_SETUP interrupt.
  - Judge request and access Setup Received register for inform that recognized INT\_SETUP interrupt to UDC.
  - Receive dataphase data normally, and set EP0 bit of DATASET register.
  - CPU receives data in FIFO by setting DATASET.
  - CPU process receiving data by device request.
  - When CPU finish transaction, it writes "0" to EP0 bit of EOP register.
  - Change status stage in UDC.
- 3. Receive IN token from host.
  - Return data packet of 0 data to IN token, and state change to IDLE in UDC.
  - Assert INT\_STATUS interrupt to external when receive ACK for 0 data packet.

These changing conditions are shown in Figure 3.16.11.




Figure 3.16.11 The Control Flow in UDC (Control Write Transfer Type)

In control read transfer type, transaction number of data stage do not always accord with data number that is apppointed by device request. Therefore, CPU can be processed by using INT\_STATUSNAK interrupt. However, when class and vendor request is used, be accord wLength value with data transfer number in data phase. By this setting, using this interrupt is not need. Data stage data can be confirmed by accessing DATASIZE register.

Stage change condition of control write (no data stage) transfer type

- 1. Receive SETUP token from host
  - Start setup stage in UDC.
  - Receive data in request normally and judge. And assert INT\_SETUP interrupt to external.
  - Change data stage in UDC.
- 2. Receive IN token from host
  - CPU receive request from request register every INT\_SETUP interrupt.
  - Judge request and access Setup Received register for inform that recognized INT\_SETUP interrupt to UDC.
  - CPU process receiving data by device request.
  - When CPU finish transaction, it writes "0" to EP0 bit of EOP register.
  - Change status stage in UDC.
  - Return data packet of 0 data to IN token, and state change to IDLE in UDC.
  - Assert INT\_STATUS interrupt to external when receive ACK for 0 data packet.

These change condition is Figure 3.16.12.




Figure 3.16.12 The Control Flow in UDC (Control Write Transfer Type not Dataphase)

#### (d) Isochronous transfer type

Isochronous transfer type is guaranteed transfer by data number that is limited every each frame.

However, this transfer don't retry when error occurs. Therefore, Isochronous transfer type transfer only 2 phases (token, data) and it doesn't use handshake phase. And data PID for data phase is DATA0 always because of this transaction doesn't support toggle sequence. Therefore, UDC doesn't confirm when data PID is receiving mode.

Isochronous transfer type process data every frame. Therefore, all transaction for finish transfer use receiving SOF token. UDC use FIFO that is divided into two in Isochronous transfer type.

#### (d-1) Isochronous transmission mode

Isochronous transfer type format in transmitting is below transaction format.

• Token: IN

• Data: DATA0

#### Control flow

Isochronous transfer type is frame management. And data that write to FIFO in endpoint is transmitted by IN token in next frame.

Below are two conditions in FIFO of Isochronous transmission mode transferring.

- X. FIFO for storing data that transmits to host in present frame (DATASET register bit = 1)
- Y. FIFO for storing data for transmitting host in next frame (DATASET register bit = 0)

FIFO that is divided into two (packet A and packet B) conditions is whether X condition or Y condition. Below flow is explained as X Condition (packet A), Y Condition (packet B) in present frame.

X and Y conditions change one after the other by receiving SOF.

Below is control flow in UDC when receiving IN token.

- Token packet is received and address endpoint number error is confirmed, and it checks whether conform applicable endpoint transfer mode with IN token. If it doesn't conform, state return to IDLE.
- 2. Condition of status register is confirmed.
  - INVALID condition: State return to IDLE.
- 3. Data packet is generated.

Data packet is generated. At this point, data PID attach DATA0 always. Next, data is transferred from FIFO (X condition) of packet A in UDC to SIE. And it generate DATA packet.

4. CRC bit (counted transfer data of FIFO from first to last) is attached to last.

- 5. Below is transaction when SOF token from host is received.
  - Change the packet A's FIFO from X Condition to Y Condition. And clear data.
  - Change the packet B from Y Condition to X Condition.
  - Set frame number to frame register.
  - Assert SOF and inform that frame is incremented to external.
  - DATASET register clears packet A bit and it sets packet B bit arrangement loading in present frame.
  - Set STATUS to READY.

UDC finishes normally by above transaction.

Packet A's FIFO can be received next data.

In renewed frame, Packet A's FIFO interchange packet B's FIFO, and transaction is used same flow.

If SOF token is not received by error and so on, this data is lost because of frame is not renewed. Nothing problem in receiving PID and if frame data is received with CRC error, USB sets LOST to STATUS on FRAME register, and frame number is not renewed. However, in this case, SOF is asserted and FIFO condition is renewed. If SOF token is received without transmit and transfer Isochronous in frame, UDC clears FIFO (X Condition) and sets STATUS to FULL.




Figure 3.16.13 Control Flow in UDC (Isochronous transfer type (Transmission))

#### (d-2) Isochronous receiving mode

Isochronous transfer type format in receiving is below transaction format.

Token: OUTData: DATA0

#### Control flow

Isochronous transfer type is frame management. And data that is written to FIFO by OUT token is received to CPU in next frame.

Below are two conditions in FIFO of Isochronous receiving mode transferring

- X. FIFO for storing data that received from host in present frame (DATASET register bit = 0)
- Y. FIFO for storing data for transmitting host in previous frame (DATASET register bit = 1)

FIFO that is divided into two (packet A and packet B) conditions is whether X condition or Y condition. Below flow is explained as X Condition (packet A), Y Condition (packet B) in present frame.

X and Y conditions change one after the other by receiving SOF.

Below is control flow in UDC when receiving OUT token.

All transaction is processed by hardware.

- 1. Token packet is received and address endpoint number error is confirmed, and it checks whether conform applicable endpoint transfer mode with OUT token. If it doesn't conform, state return to IDLE.
- 2. Condition of status register is confirmed.
  - INVALID condition: State return to IDLE.
- 3. Data packet is received.

Data is transferred from SIE into the UDC to packet A's FIFO (X Condition).

- 4. After last data was transferred, and compare counted CRC with transferred CRC. When transfer finish, result is reflected to STATUS. However, data is stored FIFO, data number that packet A is received is set to DATASIZE register of packet A.
- 5. Below is transaction when SOF token from host is received.
  - Change the packet A's FIFO from X Condition to Y Condition.
  - Change the packet B from Y Condition to X Condition, and clear data. Prepare for next transfer.
  - Set frame number to frame register.
  - Assert SOF and inform that frame is incremented to external.
  - DATASET register set packet A bit and it clear packet B bit arrangement loading in present frame.
  - If CRC comparison result agree it, DATAIN is set to STATUS. If result doesn't agree, RX\_ERR is set to STATUS.

UDC finishes normally by above transaction.

CPU takes back packet A's data.

In renewed frame, Packet A's FIFO interchange packet B's FIFO, and transaction is used same flow.

If SOF token is not received by error and so on, this data is lost because of frame is not renewed. Nothing problem in receiving PID and if frame data is received with CRC error, USB sets LOST to STATUS on FRAME register, and frame number is not renewed. However, in this case, SOF is asserted and FIFO condition is renewed. If SOF token is received without transmit and transfer Isochronous in frame, UDC clears FIFO (X Condition) and sets STATUS to FULL.

These are shown in Figure 3.16.14.




Figure 3.16.14 Control Flow in UDC (Isochronous transfer type (Receiving))

TOSHIBA

#### 3.16.7 Bus Interface and Access to FIFO

### (1) CPU bus interface

UDC prepares two types of FIFO access, single packet and dual packet. In single packet mode, FIFO capacity that is implemented by hardware is used as big FIFO. In dual packet mode, FIFO capacity that is divided into two is used as two FIFOs. And it uses as independent FIFO. Even if UDC is transmitting and receiving to USB host, it can be used bus efficient by to possible load to FIFO.

But control transfer type receives only single packet mode.

Epx\_SINGLE signal in dual packet mode must be fixed to "0". If this signal is fixed to "0", FIFO register runs in single mode.

Sample: If you use endpoint 1 to dual packet of payload 64 bytes.

EP1\_FIFO size : Prepare 128 bytes

EP1\_SINGLE signal : Hold 0

EP1 Descriptor setting

Direction : Optional

Max payload size : 64 bytes

Transfer mode : Optional

#### (a) Single packet mode

This is data sequence of single packet mode when CPU bus interface is used. Figure 3.16.15 is receiving sequence. Figure 3.16.16 is transmitting sequence. Main of this chapter is access to FIFO. Data sequence with USB host refer to chapter 5.

Endpoint 0 can't be changed mode for exclusive single packet mode. Single packet and dual packet of endpoint 1 to 3 can change by setting Epx\_SINGLE register. When transferring, don't change packet.




Figure 3.16.15 Receiving Sequence in Single Packet Mode

Below is transmitting sequence in single packet mode.




Figure 3.16.16 Transmitting Sequence in Single Packet Mode

#### (b) Dual packet mode

In dual packet mode, FIFO is divided into A and B packet, it is controlled according to priority in hardware. It can be performed at once, transmitting and receiving data to USB host and exchanges to external of UDC. When it reads out data from FIFO for receiving, confirm condition of two packets, and consider the order of priority. If it has received data to two packets, UDC outputs from first receiving data by FIFO that can be accessed are common in two packets. DATASIZE register is prepared every packet A and packet B. First, CPU must recognize data number of first receiving packet by PACKET\_ACTIVE bit. If PACKET\_ACTIVE bit was set to 1, that packet is received, first. Packet A and packet B set data turn about always.

Below is this sequence.




Figure 3.16.17 Receiving Sequence in Dual Packet Mode

When it writes data to FIFO in transmitting, confirm condition of two packets, and consider the order of priority. When transfer data number is set, set to which packet A and packet B, judge by PACKET\_ACTIVE bit. Packet that bit is set to 0 is bit that transfer now.

In transmitting and receiving, logic of PACKET\_ACTIVE bit is reversed. Therefore, please caution in transmitting.

Below is this sequence.




Figure 3.16.18 Transmitting Sequence in Dual Packet Mode

### (c) Issuance of NULL packet


If transmitting NULL packet, by input L pulse from EPx\_EOPB signal, data of 0 length is set to FIFO, and it can be transferred NULL packet to IN token.

But if it set NULL data to FIFO, it is valid only case of SET signal is L level condition (case of FIFO is empty). If it answer to receiving IN token by using NULL packet in a certain period, it is answered by keeping EPx\_EOPB signal to L level.

However, if mode is dual packet mode, EPx\_DATASET signal assert L level for showing space of data. Therefore, data condition (both data have not data) cannot be confirmed from external.

Note: NULL packet can be set also accessing EOP register.

## Example:



### (2) Interrupt control

Interrupt signal is prepared. This function use adept system.

Detail refers to 3.10.2 900/H1 CPU I/F.

#### 3.16.8 USB Device answer

USB controller (UDC) sets various register and initialization in UDC in detecting of hardware reset, detecting of USB bus reset, and enumeration answer.

Below is explaining about each condition.

#### (1) Condition in detect in bus reset.

When UDC detects bus reset on USB signal line, it initializes internal register, and it prepares enumeration operation from USB host. After detect in USB reset, UDC sets ENDPOINT0 to control transfer type 8-byte payload and default address for using default pipe. And endpoint except for it is prohibited.

Register name Initial value
ENDPOINT STATUS EP0 40H
Except for EP0 5CH

#### (2) Detail of STATUS register

Status register that was prepared every endpoint shows condition of every endpoint in UDC.

Each condition affects transfer various USB. Condition changing in each transfer type refers to chapter 5.

EPx\_STATUS register value is 0 to 3, and it shows conditions of below. 0 to 4 are result of various transfers. It can be confirmed previous result that is transferred to endpoint by confirming from external of UDC.

- 0 READY
- 1 DATAIN
- 2 FULL
- 3 TX ERR
- 4 RX\_ERR

These conditions mean that endpoint operate normally. Meaning that is showed is different every transfer mode. Therefore, please refer to below each transfer mode column.

#### ISO transfer mode

Below is transfer condition of frame before one. Receiving SOF renews this.

	OUT (RX)	IN (TX)
Initial	READY	READY
Not transfer	READY	FULL
Finish normally	DATAIN	READY
Detect in error	RXERR	TXERR

### Transfer mode of except ISO transfer

This is result previous transfer. When transfer finish, this is renewed.

	OUT, SETUP	IN
Initial	READY	READY
Transfer finish normally	DATAIN	READY
Status stage finish	READY	READY
Transfer error	RXERR	TXERR

"Initial" is that renew RESET, USB reset, Current\_Config register. In detect error, it doesn't generate EPx\_DATASET except toggle transfer mode and Isochronous transfer mode of interrupt.

5 to 7 in showing of status register mean that endpoint is special condition.

5 BUSY

BUSY generate only endpoint of control transfer. If UDC transfer in control writes transfer, when CPU isn't finishing enumeration transaction, and if it receive ID of status stage from USB host, BUZY is set. STATUS is BUZY until CPU finishes enumeration transaction and EP0 bit of EOP register is written 0 in UDC. If CPU enumeration transaction finishes and EP0 bit of EOP register is written 0 and status stage from USB host finish normally, it displays READY.

Please refer to 5.2.3 in chapter 5.

6 STALL

STALL show that endpoint is STALL condition.

This condition generate if it violates protocol or error in bus enumeration. If return endpoint to condition that transfer can normally, device request of USB is needed. This request returns condition normally. But control endpoint returns to condition normally by receiving SETUP token. And it become to SETUP stage.

7 INVALID

This condition shows condition that endpoint can't be used. UDC sets condition that isn't appointed in ENDPOINT to INVALID condition, and it ignores all of token for this endpoint. In initializing, this condition generate always. When UDC detects hardware reset, it sets all endpoint to INVALID condition. Next, if USB reset is received, endpoint 0 only is renewed to READY. Other endpoint that is defined on disruptor, is renewed if SET\_CONFIG request finish normally.

### 3.16.9 Power Management

USB controller (UDC) can be switched from optional resume condition (turn on the power supply condition) to suspend (Suspension) condition, and it can be returned from suspends condition to turn on the power supply condition.

This function can be set to low electricity consumption by operating CLK supplying for UDC.

## (1) Switch to suspend condition

USB host can be set USB device to suspend condition by keeping on IDLE state. UDC switches to suspend condition by below process.

- UDC switches to suspend condition if it detect IDLE state of more than 3 ms on USB signal. At this point, set SUSPEND bit of STATUS register to "1".
- After switch to suspend condition, if besides pass away 2 ms, UDC renews USBINTFR1<INT\_SUS> from "0" to "1". After USBINTFR1<INT\_CLKSTOP> was renewed from "0" to "1", set USBCR1<USBCLKE> to "0", and be stopped supply of CLK (USB\_CLK).

In this condition, all register value into the UDC is kept. However, accessing from external can't be accessed except reading of STATUS register, Current\_Config register, and USBINTFR1, USBINTFR2, USBINTMR1, USBINTMR2 and USBCR1

### (2) Return from suspend condition by host resume

Way to UDC change from suspend condition to resume condition have two type; resume condition output from USB host and remote wakeup.

When activity of bus on USB signal restore by resume condition output from USB, UDC reset SUSPEND output from "1" to "0", and it resets SUSPEND bit of STATUS register from "0". And it resumed system. Resume condition output from this host keep on no less than during 10 ms. Therefore effective protocol occurring on USB signal line is after pass away this time.

#### (3) Return from suspend condition by remote wakeup

Remote wakeup is system for prompt resume from suspending USB device to USB host. Remote wakeup isn't supported by condition. And remote wakeup is limited using from USB host by bus enumeration.

Function of remote wakeup in UDC can be used when it is permitted.

Setting remote wakeup by bus can be confirmed bit7 of Current Config register. When this bit is "1", remote wakeup can be used. Remote wakeup doesn't disable in this bit. Therefore, if this bit show disable, must not set remote wakeup. If it fill the conditions, output resume condition output to USB host USBCR1<WAKEUP> from "1" to "0" of UDC in suspend condition. And it prompts resume from UDC to host. After UDC changes to suspend condition, during 2 ms ignore WAKEUP input. Therefore, remote wakeup become effective USBINTFR1<INT\_SUS> was set to "1".

(4) Low power consumption by control of CLK input signal

When UDC switches to suspend condition, it stops CLK and switches to low power consumption condition. But as system, this function enables besides low power consumption by stopping source of CLK that is supplied from external. CLK that supply to UDC can be controlled clock supply to USB by using USBINTFR1<INT\_SUS> and <INT\_CLKSTOP>.


If UDC switches to suspend condition, USBINTFR1<INT\_SUS> is set to "1", and <INT\_CLKSTOP> is set to "1". After confirmation, stop supply CLK (USBCLK) by setting "0" to USBCR1<USBCLKE>. If SUSPEND signal is set to "0" by resuming from host, supply normal CLK to UDC within 3 ms.

When it uses remote wakeup, supplying stable CLK to UDC before using is needed. When it uses doublers circuit as generation source, above control is needed.

## 3.16.10 Supplement

(1) External access flow to USB communication

a) Normally movement



## (2) Register beginning value

Register Name	Beginning Value OUTSIDE Reset	Beginning Value USB_RESET
bmRequestType	0x00	0x00
bRequest	0x00	0x00
wValue_L	0x00	0x00
wValue_H	0x00	0x00
wIndex_L	0x00	0x00
wIndex_H	0x00	0x00
wLength_L	0x00	0x00
wLength_H	0x00	0x00
Current_Config	0x00	0x00
Standard request	0x00	0x00
Request	0x00	0x00
DATASET	0x00	0x00
Port Status	0x18	Hold
Standard request mode	0x00	Hold
Request mode	0x00	Hold

Register Name	Beginning Value OUTSIDE Reset	Doging value
INT control	0x00	0x00
USBBUFF_TEST	0x00	Hold
USB state	0x01	0x01
EPx_MODE	0x00	0x00
EPx_STATUS	0x1C	0x1C
EPx_SIZE_L_A	0x88	0x88
EPx_SIZE _L_B	0x08	0x08
EPx_SIZE_H_A	0x00	0x00
EPx_SIZE_H_B	0x00	0x00
FRAME_L	0x00	0x00
FRAME_H	0x02	0x02
ADRESS	0x00	0x00
EPx_SINGLE	0x00	Hold
EPx_BCS	0x00	Hold
ID_STATE	0x01	0x00

Note 1: Above initial value is value that is initialized by external reset, USB\_RESET. This value may differs display value by various condition.


Please refer to register configure of chapter 2.

Note 2: Initial value of EPx\_SIZE\_L\_A, EPx\_SIZE\_L\_B, EPx\_SIZE\_H\_A, EPx\_SIZE\_H\_B registers differ by size of EIFO


EP0\_STATUS register is initialized to 0x00 after received USB\_RESET.

Note 3: Initial value of ID\_STATE register is initialized by external reset, BRESET. When USB\_RESET signal is received from host, it is initialized to 0x00.


- (3) USB control flow chart
  - (a) Transaction for standard request (Outline flowchart (Example))




# (b) Condition change




(c) Device request and various request judgment




## (c-1) CLEAR\_FEATURE request transaction




## (c-2) SET\_FEATURE request transaction




## (c-3) GET\_STATUS request transaction




## (c-4) SET\_CONFIGRATION request transaction




# $(c\hbox{--}5) \quad GET\_CONFIGRATION \ request \ transaction \\$




## (c-6) SET\_INTERFACE request transaction




## (c-7) SYNCH\_FRAME request transaction




# (c-8) SYNCH\_FRAME request transaction




# (c-9) SET\_DESCRIPTOR request transaction




## (c-10) GET\_DESCRIPTOR request transaction




## (c-11) Data read transaction to FIFO by EP0




## (c-12) Data write transaction to FIFO by EP0




## (c-13) Beginning setting transaction of microcontroller




## (c-14) Begining setting transaction of UDC



## (c-15) Beginning transaction of USB farm changing number




## (c-16) Set DEVICE\_ID data to DEVICE\_ID of UDC




**TOSHIBA** 

## (c-17) Descriptor data set transaction




## (c-18) USB interrupt transaction




- (c-19) Dummy function for not using maskable interrupts.
  - Transaction performs nothing, therefore outline flow is skipping.


(c-20) Request judgment transaction. If transaction result is error, it puts STALL command.




(c-21) SETUP stage transaction




(c-22) Perform endpoint 0 transaction in except for SETUP stage.




## (c-23) Status stage interrupt transaction




(c-24) STATUS\_NAK interrupt transaction



(c-25) This transaction is no transaction by USB transaction perform in interrupts.



## (c-26) Getting descriptor information (reration of standard request)



#### 3.16.11 Points to Note and Restrictions

1. Limitation of writing to COMMAND register in special timing

When "STALL" command is issued, ENDPOINT status might be shift to "INVALID". To avoid this problem, keep the below routine.

#### a. BULK (IN/OUT)

In case issue STALL command to endpoint in BULK transfer, be sure to issue STALL command after stop RD/WR accessing to endpoint; that is UDC returns NAK in the response of token from host. INT\_EPxNAK should be used to detect NAK transmit.

b. CONTROL OUT with data stage (software response)

If STALL needs to be set for endpoint 0 judging from request after receiving INT\_SETUP interrupt, access to SetupReceived register. After that, issue STALL command after detecting INT\_ENDPOINT0 interrupt.

c. CONTROL OUT without data stage (software response)

If STALL needs to be set for endpoint 0 judging from request after receiving INT\_SETUP interrupt, issue STALL command before access to eop register.

d. CONTROL IN(software response)

If STALL needs to be set for endpoint 0 judging from request after receiving INT\_SETUP interrupt, issue STALL command before set the first transmit data to host.

2. Limitation of EPx\_STATUS<STATUS2:0> when execute USB\_RESET command

EPx\_STATUS<STATUS2:0> may indicates different condition, if execute USB\_RESET command to the endpoint in the process of token. To avoid this phenomenon, do not RESET the endpoint in transferring. (It is available in the process of request that needs USB\_RESET to that endpoint.)

- 3. When generating toggle error of device controller
  - a. UDC operation

If USB host fail to receive ACK transmitted from UDC in OUT transfer, USB host transmits the same data to UDC again. When the FIFO is available to receive, UDC detects toggle error because of detecting the same data(having the same toggle as the data which is received just before) and returns ACK. UDC rejects it because the data have already received normally. While, if FIFO is not available, UDC returns NAK and informs USB host that is unable to receive.

4. If using USB device controller in TMP92CZ26A, the crystal oscillator (USB standard ≤ 10 MHz±2500ppm) is recommended. And in this case, the stage of external hub can be used until max 3 stages by the precision of this USB device controller and the internal clock. If USB compliance (USB logo) is needed, the 5 stages connection is needed for external hub. And it is needed that input 48MHz clock from X1USB pin (USB standard ≤ ±2500ppm.)

## 3.17 SPIC (SPI Controller)

SPIC is a Serial Peripheral Interface Controller that supports only master mode.


It can be connected to SD card, MMC (Multi Media Card) etc. in SPI mode.

The features are as follows;

- 1) 32 byte -FIFO (Transmit / Receive)
- 2) Generate CRC7 and CRC16 (Transmit / Receive data)
- 3) Baud Rate: 20Mbps max
- 4) Connect several SD cards and MMC. (Use other output port for /SPCS pin as /CS)
- 5) Use as general clock synchronous SIO.MSB/LSB-first, 8/16bit data length, rising/falling edge
- 6) 2 Interrupts: INTSPITX (Trans interruption), INTSPIRX (receive interruption) Select Read/Mask for interrupts: RFUL, TEMP, REND and TEND

## 3.17.1 Block diagram

It shows block diagram and connection to SD card in Figure 3.17.1.



Note1: SPCLK, SPCS, SPDO and SPDI pins are set to input port (Port PR3, PR2, PR1, PR0) by reset.

These signals are needed pull-up resister to fix voltage level, could you adjust resistance value for your final set.

Note2: Please use general input port or interrupt signal for WP (Write Protect) and CD (Card Detect).

Figure 3.17.1 Block diagram and Connection example

#### 3.17.2 SFR

SFR of SPIC are as follows. These area connected to CPU with 16 bit data bus.

#### (1) SPIMD(SPI Mode setting register)

SPIMD register is for operation mode or clock etc.

				SPIM	D Register				
		7	6	5	4	3	2	1	0
SPIMD	bit Symbol	SWRST	XEN				CLKSEL2	CLKSEL1	CLKSEL0
(820H)	Read/Write	W	R/W					R/W	
	After Reset	0	0				1	0	0
Prohibit to		Software	SYSCK				Select Baud	Rate(Note1)	)
Read		Reset	0: disable				000:Reser	ved 10	0:f <sub>SYS</sub> /8
Modify	Function	0: don't care	1: enable				001: f <sub>SYS</sub> /2	2 10	1: f <sub>SYS</sub> /16
Write		1: Reset					010: f <sub>SYS</sub> /:	3 11	0: f <sub>SYS</sub> /64
							011: f <sub>SYS</sub> /-	4 11	1: f <sub>SYS</sub> /256
		15	14	13	12	11	10	9	8
	bit Symbol	LOOPBACK	MSB1ST	DOSTAT		TCPOL	RCPOL	TDINV	RDINV
(821H)	Read/Write		R/W				R	/W	
	After Reset	0	1	1		0	0	0	0
		LOOPBACK	Start bit for	SPDO pin		Synchronous	Synchronous	Invert data	Invert data
		Test mode	Transmit /	state		clock edge	clock edge	During	During
		0:disbale	Receive	(no transmit)		during	during	transmitting	receiving
	Function	1:enable	0:LSB	0:fixed to "0"		transmitting	receiving	0: disable	0: disable
			1:MSB	1:fixed to "1"		0: fall	0: fall	1: enable	1: enable
						1: rise	1: rise		

Note: Maximum speed of this SD card is 20Mbps in SD card SPI mode.

When setting the baud rates, select less than 20Mbps according to the operation speed of CPU (fSYS).

Figure 3.17.2 SPIMD register

#### (a) <LOOPBACK>

Because Internal SPDO can be input to internal SPDI, it can be used as test.

Set <XEN>=1 and <LOOPBACK>=1, outputs clock from SPCLK pin regardless of operation of transmit/receive.

Please change the setting when transmitting/receiving is not in operation.




Figure 3.17.3 < LOOPBACK > Function

#### (b) <MSB1ST>

Select the start bit of transmit/receive data

Please don't change the setting of this register when transmitting/receiving is in operation.

#### (c) <DOSTAT>

Set the status of SPDO pin when data communication is not operating (after transmitting or during receiving).

Please don't change the setting of this register when transmitting/receiving is in operation.

#### (d) <TCPOL>

Select the edge of synchronous clock.

Please change the setting when <XEN>bit is "0". And set the same value as <RCPOL>.




Figure 3.17.4 <TCPOL> Register Function

#### (e) <RCPOL>

Select the edge of synchronous clock during receiving.

Please change the setting during SPIMD<XEN>= "0". And set the same value as <TCPOL>.




Figure 3.17.5 < TCPOL>Register Function

#### (f) < TDINV >

Select logical invert/no invert when outputs transmitted data from SPDO pin.

Please don't change the setting of this register when transmitting/receiving is in operation.

#### (g) < RDINV >

Select logical invert/no invert for received data from SPDI pin.

Please don't change the setting of this register when transmitting/receiving is in operation.

#### (h) <SWRST>

This bit is for Software reset of transmit/receive FIFO pointer. Write SPICT<TXE> to "0" at <XEN>="1", and stop transmitting. After that, by writing <SWRST> to "1", the read/write pointer of transmit/receive FIFO are initialized.

When writing SPICT<TXE> to "0", stops transmission after the UNIT data in transmitting is transmitted. Write <SWRST> to "1", the data in the transmit FIFO becomes to invalid.

The data in the transmit shift register is cleared simultaneously. Therefore, the data is not output if transmit is restarted after executed software reset.

Please do not write <SWRST> to "1" during transmission. In case of receiving, the received data in the receive FIFO buffer becomes invalid. However, the UNIT data in receiving is loaded to receive FIFO as valid data.

In case of sequential receive, receiving operates sequentially even if the data of receive buffer becomes invalid. Therefore, stops receive operation by writing SPICT<RXE>="0" after finishing to receive all the data in receiving. And all the receive operation is stopped by writing <SWRST>="1" after checking no UNIT data in receiving (namely after REND interrupt or the time to receive 1UNIT).

During receiving, do not write <SWRST>="1".

Software reset can be executed by 1 shot operation; writing <SWRST>="1" (needless to write <SWRST>="0"). Writing <XEN>="1"and <SWRST>="1"simultaneously is permitted.

#### (i) < XEN >

Enable/disable control of root clock this SPI controller.

#### (j) <CLKSEL2:0>

Select baud rate. Baud rate is created from  $f_{SYS}$  and settings are in under table. Please change the setting when transmitting/receiving are not in operation.

Note: When setting the baud rates, select less than 20Mbps according to the operation speed of CPU ( $f_{SYS}$ ).

	Baud Rate [Mbps]					
<clksel2:0></clksel2:0>	f <sub>SYS</sub> =60MHz	f <sub>SYS</sub> =80MHz				
f <sub>SYS</sub> /2	-	ı				
f <sub>SYS</sub> /3	20	I				
f <sub>SYS</sub> /4	15	20				
f <sub>SYS</sub> /8	7.5	10				
f <sub>SYS</sub> /16	3.75	5				
f <sub>SYS</sub> /64	0.9375	1.25				
f <sub>SYS</sub> /256	0.234375	0.3125				

Table 3.17.1 Example of Baud Rate

## (2) SPICT(SPI Control Register)

SPICT register is for data length or CRC etc.

SPICT Register

		7	6	5	4	3	2	1	0
SPICT	bit Symbol	CEN	SPCS_B	UNIT16	TXMOD	TXE	FDPXE	RXMOD	RXE
(822H)	Read/Write		R/W		R/W	R/W	R/W	R/W	R/W
	After Reset	0	1	0	0	0	0	0	0
	Function	communication control 0: disable 1: enable	/SPCS pin 0: output "0" 1: output "1"	1: 16bit		Transmit control  0: disable 1: enable	Full duplex	Receive Mode 0: UNIT 1:Sequential	Receive control 0: disable 1: enable
		15	14	13	12	11	10	9	8
	bit Symbol	CRC16_7_B	CRCRX_TX_B	CRCRESET_B					
(823H)	Read/Write		R/W						
	After Reset	0	0	0					
	Function	CRC select 0: CRC7 1: CRC16	CRC data 0: Transmit 1: receive	CRC calculate register 0:Reset 1:Release Reset					

Figure 3.17.6 SPICT Register

## (a) <CRC16\_7\_B>

Select CRC7 or CRC16 to calculate.

## (b) <CRCRX\_TX\_B>

Select input data to CRC calculation circuit.

## (c) <CRCRESET\_B>

Initialize CRC calculate register.

The process that calculating CRC16 of transmits data and sending CRC next to transmit data is explained as follows.

- (1) Set SPICT <CRC16\_7\_B> to select CRC7 or CRC16 and <CRCRX\_TX\_B> to select calculating data.
- (2) To reset SPICR register, write "1" after write<CRCRESET\_B> to "0".
- (3) Write transmit data to SPITD register, and wait for finish transmission all data.
- (4) Read SPICR register, and obtain the result of CRC calculation.
- (5) Transmit CRC which is obtained in (4) by the same way as (3).

CRC calculation of receive data is the same process.




Figure 3.17.7 Flow chart of CRC calculation process

#### (d) <CEN>

Select enable/disable of the pin for SD card or MMC.

When the card isn't inserted or no-power supply to DVcc, penetrated current is flowed because SPDI pin becomes floating. In addition, current is flowed to the card because SPCS, SPCLK and SPDO pin output "1". This register can avoid these matters.

If write <CEN> to "0" with PRCR and PRFC selecting SPCS, SPCLK, SPDO and SPDI signal, SPDI pin is prohibited to input (avoiding penetrated current) and  $\overline{\text{SPCS}}$ , SPCLK, SPDO pin become high impedance.

Please write <CEN>="1" after card is inserted, supply power to Vcc of card and supply clock to this circuit (SPIMD<XEN>="1").

#### (e) <SPCS\_B>

Set the value that outputs to SPCS pin.

#### (f) < UNIT16>

Select the length of transmit/receive data. Data length is described as UNIT downward. Please don't change the setting of this register when transmitting/receiving is in operation.

#### (g) <FDPXE>

Select whether using alignment function for transmit/receive per UNIT during full duplex.

Please don't change the setting of this register when transmitting/receiving is in operation.

#### (h)<TXMOD>

Select UNIT/Sequential transmission. During transmission, it is prohibited to change the transmission mode; Sequential  $\rightarrow$  UNIT, UNIT  $\rightarrow$  Sequential.

For UNIT transmit, the data in transmit FIFO is invalid. TEMP interrupt generates when the data is shifted from transmit data register (SPITD) to transmit buffer.

For sequential transmit, 32 bytes of the data in FIFO is valid. TEMP interrupt generates when the space of the FIFO becomes 16 bytes size and 32 bytes.

#### (i) < TXE >

Set enable/disable of transmit. Transmission starts when set to "1" after writing transmit data to transmit FIFO or set to "1" before writing transmit data to transmit FIFO. During transmission, it is possible to change enable/disable. If cleared to "0" during transmission, transmission is stopped after finishing transmitting the UNIT data in transmitting.

#### (j)<RXMOD>

Select UNIT/Sequential receives. During receiving, it is prohibited to change receiving mode; Sequential→UNIT, UNIT → Sequential

In UNIT receive mode, receive FIFO is invalid and RFUL interrupt generates when the received data is shifted from receive buffer to receive data register (SPIRD).

In sequential receive mode, receive FIFO is valid and RFUL interrupt generates when 16 and 32 bytes of the data is loaded to the FIFO.

#### (k) < RXE >

In UNIT receive mode, receives only 1 UNIT data by writing "1".

When reading receive data register (SPIRD) with the condition "1", receives one time additionally.

In sequential mode, receiving is kept sequentially until FIFO becomes full by writing "1". During receiving, it is possible to change enable/disable. If writing "0"during receiving, receiving is stopped after finishing receiving the UNIT data in receiving.

### [Transmit/Receive operation mode]

This SPI Controller supports 6 operations as below.

These are selected in <FDPXE>, <RXMOD>, <RXE>, <TXMOD>, <TXE> registers.

Table 3.17.2 Transmit/Receive operation mode

Operation mode		Register setting				Description
	<fdpxe></fdpxe>	<txmod></txmod>	<txe></txe>	<rxmod></rxmod>	<rxe></rxe>	
(1) UNIT transmit	0	0	1	х	х	Transmit written data per UNIT
(2) Sequential transmit	0	1	1	Х	х	Transmit written data in FIFO sequentially
(3) UNIT receive	0	х	Х	0	1	Receive only 1 UNIT of data
(4) Sequential receive	0	х	х	1	1	Receive automatically if buffer has space
(5) UNIT transmit/receive	1	0	1	0	1	Transmit/receive 1 UNIT of data with aligning transmit/receive data per each UNIT
(6)Sequential transmit/receive	1	1	1	1	1	Transmit/receive sequentially with aligning transmit/receive data per each UNIT

x: don't care

#### <u>Difference points between UNIT transmission and Sequential transmission</u>

UNIT transmit mode can be selected by writing SPICT<TXMOD>= "0".

The transmit FIFO is invalid in UNIT transmit mode. The UNIT transmit starts when writing UNIT data with the condition SPICT<TXE>= "1" or writing SPICT<TXE>= "1" after writing 1UNIT data in the transmit buffer. During transmission, it is prohibited to change the transmission mode:

For UNIT transmit, TEMP interrupt generates when the data is shifted from transmit data register (SPITD) to transmit buffer. TEND interrupt generates when the UNIT transmit is finished.

Sequential transmit mode can be selected by writing SPICT<TXMOD>= "1". 32bytes of the FIFO becomes valid in sequential transmit mode. Writing data in transmit FIFO every 16 bytes is always needed. If writing other than 16 bytes, TEMP interrupt does not generate normally.

The written transmit data is shifted by turn with the condition SPICT<TXE>= "1". Or shifted by turn when writing SPICT<TXE>= "1" after writing data in transmit FIFO.

The transmission is kept executing as long as data exists. Therefore the transmission can be kept sequentially while the transmit FIFO (32 bytes size) has no space. During transmission, it is prohibited to change;

Sequential transmit→UNIT transmit

UNIT transmit → Sequential transmit

During transmission, it is possible to change enable/disable. If writing SPICT<TXE>= "0" during transmission, transmission is stopped after finishing to transmit the UNIT data in transmitting.

TEMP interrupt generates when the space of FIFO becomes 16 and 32 bytes size. TEND interrupt generates when the UNIT transmit is finished.

#### <u>Difference points between UNIT receive and Sequential receive</u>

UNIT receive is the mode that receiving only 1 UNIT data. UNIT receive mode can be selected by writing SPICT<RXMOD>= "0".

The receive FIFO is invalid in the UNIT receive mode. By writing SPICT<RXE>= "1", receives 1UNIT data, loads received data in receive data register (SPIRD) and then stop receiving. Reading (SPIRD) register should be executed after writing SPICT<RXE>= "0". If reading (SPIRD) register with the condition SPICT<RXE>= "1" 1 UNIT data is received again. During receiving, it is prohibited to change;

Sequential receive→UNIT receive

UNIT receive  $\rightarrow$  Sequential receive

RFUL and REND interrupts generate when UNIT receiving is finished.

Sequential receive is the mode that receiving the data sequentially and automatically when receive FIFO has space. Sequential receive is selected by writing SPICT<RXMOD>= "1".

The 32 bytes size of receive FIFO becomes valid in sequential receive mode. Reading the data in receive FIFO every 16 bytes is always needed. If reading other than 16 bytes, RFUL interrupt does not generate normally.

Received data is loaded to receive FIFO by writing SPICT<RXE>= "1".

Receiving next data is kept automatically unless data receive FIFO becomes full (32bytes). Therefore receiving is not stopped every UNIT but kept sequentially. During receiving, it is prohibited to change receiving mode;

If writing SPICT<RXE>= "0" during receiving, receiving is stopped after finishing to receive the UNIT data in receiving.


RFUL interrupt generates when 16 and 32 bytes of the data is loaded to the FIFO. REND interrupt generates when receiving 32 bytes size of the data is finished.

#### Transmit/Receive

When transmitting or receiving, write <FDPXE>= "1"

Writing <FDPXE>= "1" first, and SPICT<RXE>= "1" and keep waiting state for starting UNIT receiving. When writing SPICT<RXE>= "1"after <ALGNEN>= "1", receiving does not start right away. This is because the data to transmit at the same time has not been prepared. Transmit/receive start when writing the data to (SPITD) register with the condition <TXE>= "1".

The waveform of each transmit/receive operation is as follows;



Note: If transmit/receive are not operated simultaneously, please communicate with the condition <FDPXE>="0".

Figure 3.17.8 Transmit/Receive

#### (3) Interrupt

In INTC (interrupt controller), interrupt is divided roughly into 2 kinds; transmit interrupt (INTSPITX) and receive interrupt (INTSPIRX). Besides in this SPI circuit, there are 4 kinds of interrupts; 2 transmit interrupts 2 receive interrupts.

#### · Transmit interrupt

TEMP (Empty interrupt of transmit FIFO) and TEND (End interrupt of transmit).

As for TEMP interrupt, the timing of generation differs according to transmit mode; UNIT/sequential.

If transmit is sequencial, writing the data to transmit FIFO every 16 bytes is always needed. If writing other than 16 bytes, TEMP interrupt does not generate normally.

#### UNIT transmit mode

TEMP interrupt generates when the data is shift from transmit data register (SPITD) to transmit buffer since transmit FIFO is invalid.

TEND interrupt generates when the last UNIT transmit is finished (the falling edge of the last bit clock) with the FIFO empty.

## Sequential transmit mode

TEMP interrupt generates from 2 phenomenon. One is when the space of FIFO becomes 16 bytes size and the other 32 bytes size.

TEND interrupt generates when the last UNIT transmit is finished (the falling edge of the last bit clock) with the FIFO empty.

#### Receive interrupt

RFUL (Receive FIFO interrupt) and REND (Receive finish interrupt).

As for RFUL interrupt, the timing of generation differs according to receive mode; UNIT/sequential.

If transmit is sequencial, reading the data from receive FIFO every 16 bytes is always needed. If reading other than 16 bytes, RFUL interrupt does not generate normally.

#### **UNIT** receive

RFUL interrupt generates the same timing as REND since the receive FIFO becomes invalid. RFUL and REND interrupt generate when the data is shifted from receive buffer to receive data register (SPIRD).

#### Sequential receive

RFUL interrupt generates from 2 phenomenon. One is when 16 bytes size of data is loaded to receive FIFO and the other 32 bytes size of data.

REND interrupt generates when the receive FIFO becomes full (32bytes).

#### (3-1) SPIST (SPI Status Register)

SPIST shows 4 statuses.

SPIST Register 5 3 0 SPIST bit Symbol TEND **TEMP REND** (824H) Read/Write R After reset 0 Transmit FIFO Transmit Receive Status Status Status 0: during 0: during 0: no space transmission receiving **Function** 1: having or having or not having transmission receiving data 1: finish 1: finish or not having space 15 13 12 10 14 11 9 8 bit Symbol (825H) Read/Write After reset Function

Figure 3.17.9 SPIST Register

#### (a) < TEMP >

For UNIT transmission, it is cleared to "0" when valid data exists in transmit register (SPITD). It is set to "1" when no valid data exists.

For Sequential transmission, it is set to "1" when no valid data exists in transmit buffer.

#### (b) <TEND>

This bit is cleared to "0" when valid data to transmit exists in the shift register/FIFO buffer or when transmission. It is set to "1" when no valid data exists in the transmit data register/FIFO buffer and finish transmitting all the data.

#### (c) < REND >

For UNIT receiving, it is set to "1" when finish receiving and valid data was loaded to receive data register (when valid data exists). It is cleared to "0" when no valid data exists in receive register (SPIRD). It is set to "1" when no valid data exists or during receiving.

For Sequential receiving, it is set to "1" when valid data of 32 bytes exist in receive FIFO after finish receiving last data. It is cleared to "0" even if having space of 1byte.

RFUL flag does not exist because meaning is the same with REND flag.

# (3-2) SPIIE(SPI Interrupt Enable Register)

SPIIE register is for enable 4 interrupts.

SPIIE Register

i	_				Register				
		7	6	5	4	3	2	1	0
SPIIE	bit Symbol					TEMPIE	RFULIE	TENDIE	RENDIE
(82CH)	Read/Write						R/	W	
	After Reset					0	0	0	0
	Function					TEMP interrupt 0:enable 1:disable	RFUL interrupt 0:enable 1:disable	TEND interrupt 0:enable 1:disable	REND interrupt 0:enable 1:disable
		15	14	13	12	11	10	9	8
(00 <b>D</b> LI)	bit Symbol								
(82DH)	Read/Write			//					
	After Reset			/	/				
	Function								

Figure 3.17.10 SPIIE Register

## (a) <TEMPIE>

Set enable/disable of TEMP interrupt.

## (b)<RFULIE>

Set enable/disable of RFUL interrupt.

#### (c)<TENDIE>

Set enable/disable of TEND interrupt.

#### (d)<RENDIE>

Set enable/disable of REND interrupt.

Note: As for 4 interrupts; 2 transmit interrupts (INTSPITX; TEMP, TEND) and 2 receive interrupts (INTSPIRX; RFUL, REND), it should be selected one from TEMP and TEND, one from RFUL and REND when using simultaneously. (Please do not select TEMP and TEND simultaneously.)

TOSHIBA TMP92CZ26A

#### (4) SPICR (SPI CRC Register)

CRC result of Transmit/Receive data is set to SPICR register.

				SPICI	R Register				
		7	6	5	4	3	2	1	0
SPICR	bit Symbol	CRCD7	CRCD6	CRCD5	CRCD4	CRCD3	CRCD2	CRCD1	CRCD0
(826H)	Read/Write				F	₹			
	After Reset	0	0	0	0	0	0	0	0
	Function				CRC result	register [7:0]			
		15	14	13	12	11	10	9	8
	bit Symbol	CRCD15	CRCD14	CRCD13	CRCD12	CRCD11	CRCD10	CRCD9	CRCD8
(827H)	Read/Write				F	₹			
	After Reset	0	0	0	0	0	0	0	0
	Function				CRC result re	egister [15:8]			

Figure 3.17.11 SPICR Register

#### (a) < CRCD15:0>

The result which is calculated according to the setting; SPICT<CRC16\_7\_b>, <CRCRX\_TX\_B> and <CRCRESET\_B>, are loaded to this register.

In case CRC16, all bits are valid.

I-- ---- CDC7 |----- 7 |----- ---|--

In case CRC7, lower 7 bits are valid.


The flow will be showed to calculate CRC16 of received data for instance by flowchart.

Firstly, initialize CRC calculation register by writing <CRCRESET\_B>= "1" after setting <CRC16\_7\_b>= "1", <CRCRX\_TX\_B>="0", <CRCRESET\_B>= "0".

Next, finish transmitting all bits to calculate CRC by writing data in SPITD register.

Please sense SPIST<TEND> to confirm whether receiving is finished. If read SPICR register after finishing, CRC16 of received data can be read.

Note: CRC is generated in I/O point. Please take care soft ware process to compare the CRC when used FIFO.



**TOSHIBA** 

#### (5) SPITD (SPI Transmit Data Register)

SPITD0, SPITD1 registers are for writing transmitted data.

				SPITE	00 Register				
		7	6	5	4	3	2	1	0
SPITD0	bit Symbol	TXD7	TXD6	TXD5	TXD4	TXD3	TXD2	TXD1	TXD0
(830H)	Read/Write		_	_	R/	W	_	_	_
	After reset	0	0	0	0	0	0	0	0
	Function				Transmit data	a register [7:	0]		
		15	14	13	12	11	10	9	8
	bit Symbol	<b>15</b> TXD15	<b>14</b> TXD14	13 TXD13	12 TXD12	<b>11</b> TXD11	10 TXD10	9 TXD9	8 TXD8
(831H)	bit Symbol Read/Write					TXD11	_	_	
(831H)					TXD12	TXD11	_	_	
(831H)	Read/Write	TXD15	TXD14	TXD13	TXD12	TXD11 W	TXD10	TXD9	TXD8

				SPITE	01 Register				
		7	6	5	4	3	2	1	0
SPITD1	bit Symbol	TXD7	TXD6	TXD5	TXD4	TXD3	TXD2	TXD1	TXD0
(832H)	Read/Write		-	_	R/	W	-	-	
	After reset	0	0	0	0	0	0	0	0
	Function				Transmit data	a register [7:0	0]		
		15	14	13	12	11	10	9	8
	bit Symbol	TXD15	TXD14	TXD13	TXD12	TXD11	TXD10	TXD9	TXD8
(833H)	Read/Write				R/	W			
	After reset	0	0	0	0	0	0	0	0
	Function			Т	ransmit data	register [15:8	3]		

Figure 3.17.12 SPITD Register

This bit is for writing transmitted data. When read, the last written data is read. The data is overwritten if write next data with transmit FIFO is not empty.

Transmit register exist 4bytes. Therefore, it is possible writing by using 4byte instruction (use DMA together it etc.)

However, when write data (Destination address), writing the data from 830 addresses is always needed.

Method of writing data (instruction) is restricted. Please refer to following table.

Transmit data	Instruction example		nsmission ng FIFO)	Sequential transmission (Using FIFO)		
write size		1byte	2 byte	1 byte	2 byte	
		transmission	transmission	transmission	transmission	
		<unit16>=0</unit16>	<unit16>=1</unit16>	<unit16>=0</unit16>	<unit16>=1</unit16>	
1byte write	ld (0x830),a		×	Prohibit	×	
2byte write	ld (0x830),wa	×				
4byte write	ld (0x830),xwa	×	×			

: All data that written by CPU is transmitted

x: Invalid data that except for written by CPU is transmitted

SPIRD0 (834H)

(835H)

#### (6) SPIRD (SPI Receive Data Register)

SPIRD0, SPIRD1 registers are for reading received data.

			SPIRE	00 Register				
	7	6	5	4	3	2	1	0
bit Symbol	RXD7	RXD6	RXD5	RXD4	RXD3	RXD2	RXD1	RXD0
Read/Write				ı	3		_	
After reset	0	0	0	0	0	0	0	0
Function			F	Receive data	register [7:0]			
	15	14	13	12	11	10	9	8
bit Symbol	RXD15	RXD14	RXD13	RXD12	RXD11	RXD10	RXD9	RXD8
Read/Write					3	-	_	_
After reset	0	0	0	0	0	0	0	0
Function		·	F	Receive data	register [15:8	3]	·	

SPIRD1 Register 7 3 2 6 5 4 1 0 SPIRD1 bit Symbol RXD7 RXD6 RXD5 RXD4 RXD3 RXD2 RXD1 RXD0 (836H) Read/Write After reset 0 0 0 0 0 0 0 0 **Function** Receive data register [7:0] 15 14 10 9 13 12 8 11 bit Symbol RXD15 RXD14 RXD13 RXD12 RXD11 RXD10 RXD9 RXD8 (837H) Read/Write After reset 0 0 0 0 0 0 0 0 Function Receive data register [15:8]

Figure 3.17.13 SPIRD register

This bit is for reading received data. When read, read it after confirming status of RFUL or REND. The data is overwritten if write next data with transmit FIFO is not empty.

Receive register exist 4bytes. Therefore, it is possible reading by using 4byte instruction (use DMA together it etc.)

However, when read data basically, read the data from 834 addresses. (There is exception) Method of reading data (instruction) is restricted. Please refer to following table.

Receive data	Instruction example		eceiving ng FIFO)	Sequential receiving (Using FIFO)		
read size		1byte receiving <unit16>=0</unit16>	2 byte receiving <unit16>=1</unit16>	1 byte receiving <unit16>=0</unit16>	2 byte receiving <unit16>=1</unit16>	
1byte read	ld a,(0x834)			Prohibit	Prohibit	
	ld a,(0x835)	×		Prohibit	Prohibit	
2 byte read	ld wa,(0x834)	*1				
4 byte read	ld xwa,(0x834)	*2	*3			

<sup>:</sup> Read only valid data when CPU is reading.

<sup>:</sup> Read valid data + invalid data when CPU is reading. Invalid data must be deleted after read.

x: Read only invalid data when CPU is reading.

<sup>\*1: 834</sup> address = valid data, 835 address = Invalid data,

<sup>\*2: 834</sup> address = valid data, 835 address = Invalid data, 836 address = Invalid data, 837 address = Invalid data

<sup>\*3: 834</sup> address = valid data, 835 address = valid data, 836 address = Invalid data, 837 address = Invalid data

#### Note of FIFO buffer

There are following notes in this SPIC.

#### 1) Transmit

- Data is overwritten if write data with condition transmit FIFO buffer is FULL. Interrupt and transmission are not executed normally because write-pointer in FIFO becomes abnormal condition. Therefore, manage number of writing by using software.
- If transmit is sequential, writing the data to transmit FIFO every 16 bytes is always needed. If writing other than 16 bytes, TEMP interrupt does not generate normally.

Note: If transmitting it by except 16 byte, use UNIT transmitting.

#### 2) Receive

- If read data with condition receive FIFO is empty, undefined data is read. Interrupt and receiving are not executed normally because read-pointer in FIFO becomes abnormal condition. Therefore, manage number of reading by using software.
- If receive is sequential, reading the data from receive FIFO every 16 bytes is always needed. If reading other than 16 bytes, RFUL interrupt does not generate normally.

Note: If transmitting it by except 16 byte, use UNIT receiving.

#### 3) CRC

CRC is generated in I/O point. Please take care soft ware process to compare the CRC when used FIFO.

#### Ex. Sequential receive

- 1. Start sequential receive
- 2. finish valid data receive (FIFO\_Full)
- 3. disable receive
- 4. valid data read from FIFO to temporary buffer(internal RAM)
- 5. CRC1 read from CRC generator in SPI circuit
- 6. CRC2 receive (enable UNIT receive from SD-CARD)
- 7. compare CRC1 and CRC2

Note: Above 2 to 4 process can be used DMAC, however it must stop sequential receive (process 3) before to get CRC2 form SD-CARD.

TOSHIBA

# 3.18 I<sup>2</sup>S (Inter-IC Sound)

The TMP92CZ26A incorporates serial output circuitry that is compliant with the  $I^2S$  format. This function enables the TMP92CZ26A to be used for digital audio systems by connecting an LSI for audio output such as a DA converter.

The  $I^2S$  unit has the following features:

Table 3.18.1 I<sup>2</sup>S Operation Features

Item	Description
Number of Channels	2 channels
Format	I <sup>2</sup> S-format compliant
	Right-justified and left-justified formats supported
	Stereo / monaural
	Master transmission only
Pins used	1. I2SnCKO (clock output)
	2. I2SnDO (output)
	3. I2SnWS (Word Select output)
WS frequency	Refer to "Setting the transfer clock generator and Word Select signal".
Data transfer rate	Refer to Setting the transfer clock generator and word Select signal.
Transmission buffer	64 bytes x 2
Direction of data	MSB-first or LSB-first selectable
Data length	8 bits or 16 bits
Clock edge	Rising edge or falling edge
Interrupt	INTI2Sn
	(64-byte FIFO empty interrupt)

## 3.18.1 Block Diagram

The  $I^2S$  unit contains two channels: channel 0 and channel 1. Each channel can be controlled and made to output independently.

Figure 3.18.1 shows a block diagram for I2S channel 0.




Figure 3.18.1 I<sup>2</sup>S Block Diagram

TOSHIBA TMP92CZ26A

#### 3.18.2 SFRs

The  $I^2S$  unit is provided with the following registers. These registers are connected to the CPU via a 32-bit data bus. The transmission buffers I2S0BUF and I2S1BUF must be accessed using 4-byte load instructions.

-	I2S0 Control Register													
IOOOOTI		7	6	5	4	3	2	1	0					
I2S0CTL (1808H)	bit Symbol	TXE0	*CNTE0		DIR0	BIT0	DTFMT01	DTFMT00	SYSCKE0					
( ,	Read/Write	R/W	R/W		R/W	R/W	R/W	R/W	R/W					
	After reset	0	0		0	0	0	0	0					
(1809H)	Function	Transmission	Counter		Transmissio	Bit length	Output form	System						
			control		n start bit				clock					
		0: Stop	0: Clear		0:MSB 0: 8 bits		00: I <sup>2</sup> S 10:	0: Disable						
		1: Start	1: Start		1:LSB	1: 16 bits	01: Left 11:	1: Enable						
		15	14	13	12	11	10	9	8					
	bit Symbol	CLKS0			FSEL0	TEMP0	WLVL0	EDGE0	CLKE0					
	Read/Write	R/W			R/W	R	R/W	R/W	R/W					
	After reset	0			0	1	0	0	0					
		Source			Stereo	Transmissio	WS level	Data output	Clock					
		clock			/monaural	n FIFO state		clock edge	operation					
							0: Low left		(after					
		0: f <sub>SYS</sub>			0: Stereo	0: Data	1: High left	0: Falling	transmis-					
		1: f <sub>PLL</sub>			1: Monaural	1: No data		1: Rising	sion)					
									0: Enable					
									1: Disable					

I2S0 Divider Value Setting Register 7 6 2 1 5 4 3 0 I2S0C bit Symbol **CK07** CK06 CK05 CK04 CK03 CK02 CK01 CK00 (180AH) R/W R/W R/W R/W R/W R/W Read/Write R/W R/W After reset 0 0 0 0 0 0 0 0 **Function** Divider value for CK signal (8-bit counter) 15 14 13 12 11 10 9 8 WS04 WS02 WS01 Bit symbol WS05 WS03 WS00 (180BH) Read/Write R/W R/W R/W R/W R/W R/W After reset 0 0 0 0 Function Divider value for WS signal (6-bit counter)

I2S0 Buffer Register 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 I2S0BUF bit Symbol B015 B014 B013 B012 B010 B009 B008 B007 B006 B005 B004 B003 B002 B000 (1800H) Read/Write W Read-modify-After reset Undefined write Function Transmission buffer register (FIFO) instructions 31 30 26 25 24 22 20 16 29 28 27 23 21 19 18 17 cannot be used. bit Symbol B031 B030 B026 B023 B022 B021 B020 B019 B018 B017 B09 B028 B027 B024 B016 Read/Write W After reset Undefined Transmission buffer register (FIFO) **Function** 

Figure 3.18.2 I<sup>2</sup>S Channel 0 Control Registers

rigare c. re.z. i e enamer e centrer regi

TOSHIBA TMP92CZ26A

·						12	2S1 C	ontrol R	Registe	r								
		7		6		5		4		3		2		1		0		
I2S1CTL	bit Symbol	TX	E1	*CN	ITE1			DII	R1	BIT1		DTF	MT11	DTI	FMT10	SYSCKE1		
(1818H)	Read/Write	R/	W	R/	W			R/W		R/W		F	R/W		R/W		R/W	
	After reset	(	)	0				(	)	0		0		0		0		
	Function 0: Sto		р	control				Transm start bi	t 3	Bit le 0: 8 b	oits	00: I <sup>2</sup>			0: Right		em k isable	
				0: Cle 1: Sta				1: LSB		1:16 bits		01: Left 1		1: Reserved		1: Enable		
		1	5	14		1	13	12		11		10		9		8		
	bit Symbol	CLŁ	CLKS1					FSI	EL1	TEMP1		WI	_VL1	EDGE1		CLKE1		
	Read/Write	R/	W				_	R/W		R		R/W		R/W		R/W		
(1819H)	After reset	0			_			(	)	1			0	0		0		
	Function	Source clock 0: f <sub>SYS</sub>						Stereo /mona 0: Stere		Trans FIFO 0: Da			evel w left gh left	clock	output cedge alling	oper (afte	ration	
		1: f <sub>PLL</sub>						1: Mon			data		911 1011		omig	sion 0: E		
I2S1 Divider Value Setting Register																		
		7		6		5		4		3		2		1		0		
I2S1C	bit Symbol	CK17		CK16		CK15		CK14		Ck	(13	CK12		CK11		CK10		
(181AH)	Read/Write	R/W		R/W		R/W		R/W		R/W		R/W		R/W		R/W		
	After reset	0		0		0		0		0		0		0		0		
	Function	<del>                                     </del>						value for CK signal (8-bit c										
(181BH)		1	5	14		13		12		11		10		9		8		
(101211)	Bit symbol					WS15		WS14		WS13		WS12		WS11		WS10		
	Read/Write					R/W		R/W		R/W		R/W		R/W		R/W		
	After reset				0		0	0		(	0	(	)	0		0		
	Function				Divider value for							WS signal (6-bit counter)						
						I	2S1 B	uffer R	egister									
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
I2S1BUF (1810H)	bit Symbol	B115	B114	B113	B112	B111	B110	B109	B108	B107	B106	B105	B104	B103	B102	B101	B100	
(181011)	Read/Write								V	1								
	After reset	Undefined																
Read-modify-	Function						Tran	smissic	on buffe	er regi	ster (Fl	FO)						
write instructions		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
cannot be used.	bit Symbol	B131	B130	B129	B128	B127	B126	B125	B124	B123	B122	B121	B120	B119	B118	B117	B116	

Figure 3.18.3 I<sup>2</sup>S Channel 1 Control Registers

Undefined
Transmission buffer register (FIFO)

After reset

Function

#### 3.18.3 Description of Operation

#### (1) Settings the transfer clock generator and Word Select signal

In the  $I^2S$  unit, the clock frequencies for the I2SnCKO and I2SnWS signals are generated using the system clock ( $f_{SYS}$ ) as a source clock. The system clock is divided by a prescaler and a dedicated clock generator to set the transfer clock and sampling frequency.

The counters are started by setting I2SnCTL<CNTEn> to "1" and are stopped and cleared by setting <CNTEn> to "0".

#### A) Clock generator

· 8-bit counter

This is an 8-bit counter that generates the I2SnCKO signal by dividing the clock selected by I2SnCTL<CLKSn>.

· 6-bit counter

This is a 6-bit counter that generates the I2SnWS signal by dividing the I2SnCKO signal.

#### B) Word Select

Word Select signal (I2SnWS)

The I2SnWS signal is used to distinguish the position of valid data and whether left data or right data is being transmitted in the I2S format. This signal is clocked out in synchronization with the data transfer clock. In only channel 0, this signal can be used as an AD conversion trigger signal for the ADC. How valid data is to be output in relation to the WS signal can be specified as I2S format, left-justified, or right-justified. In only channel 0, an interrupt request can be output to the ADC on the rising edge of the WS signal. (This is controlled by the ADC's control register.)

#### (2) Data format

This circuit support I2S format, left justify and right justify format by setting I2SnCTL<DTFMTn1:n0> register. And support stereo and monaural both, controlled by I2SnCTL<FSELn> register.




Figure 3.18.4 Output Format

## (2) Setting example for the clock generator (8-bit counter/6-bit counter)

The clock generator generates the reference clock for setting the data transfer speed and sampling frequency.

I2S0C (180AH)

(180BH)

	7	6	5	4	3	2	1	0
bit Symbol	CK07	CK06	CK05	CK04	CK03	CK02	CK01	CK00
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0
Function	Divider value for CK signal (8-bit counter)							
	15	14	13	12	11	10	9	8
Bit symbol			WS05	WS04	WS03	WS02	WS01	WS00
Bit symbol Read/Write			WS05 R/W	WS04 R/W	WS03 R/W	WS02 R/W	WS01 R/W	WS00 R/W
,								

#### Setting the transfer clock I2SnCKO

The transfer clock is generated by dividing the clock selected by I2SnCTL <CLKSn>. An 8-bit counter is provided to divide the source clock by 3 to 256. (The divider value cannot be set to 1 or 2.)

Note: The transfer clock must not exceed 10 MHz. Make sure that the transfer clock is set to within 10 MHz by an appropriate combination of source clock frequency and divider value.

8-bit counter set value	<u>Divider value</u>			
00000000	256			
0000001	1			
11111111	255			

When  $f_{SYS} = 60$  MHz and I2SnC<CKn7:0> = 150, the data transfer speed is set as follows:

$$I2SnCKO = f_{SYS}/150$$
  
= 60 [MHz]/150 = 400 [kbps]

Note: It is recommended that the value to be set in I2SnC<CKn7:0> be an even number. Although it is possible to set an odd number, the clock duty of the CK signal does not become 50%. Setting an odd number causes the High width of the I2SnCK0 signal to become longer by one  $f_{sys}$  or  $f_{PLL}$  pulse than the Low width. (When <EDGE> = 0, the Low width becomes longer than the High width.)

#### • Setting the sampling frequency WS

The sampling frequency is set by dividing the transfer clock (CK) described above. A 6-bit counter is provided to divide the transfer clock by 16 to 64. (The divider value cannot be set to 1 to 15.)

6-bit counter set value	Divider value
000000	64
000001	1
111111	63

When  $f_{SYS}$  = 60 MHz, I2SnC<CKn7:0> = 150, and I2SnC<WSn5:0> = 50, the sampling frequency is set as follows:

$$I2SnCKO = f_{SYS} / 150 / 50$$
  
= 60 [MHz] / 150 / 50 = 8 [kHz]

Based on the above, the transfer clock is set to 400 kbps, and the sampling frequency is set to 8 kHz in this example.

Note 1: The value to be set in I2SnC<WSn5:0> must be 16 or larger (18 or larger for I2S transfer) when the data length is 8 bits and 32 or larger (34 or larger for I2S transfer) when the data length is 16 bits.

Note 2: It is recommended that the value to be set in I2SnC<WSn5:0> be an even number. Although it is possible to set an odd number, the clock duty of the WS signal does not become 50%. Setting an odd number causes the High width of the WS signal to become longer by one I2SnCK0 pulse than the Low width.

## Special function

As a special function available only in channel 0, the rising edge of the WS signal can be used as an AD conversion start trigger for the AD converter in this LSI. Setting I2S0CTL<SYSKE0>=1 and I2S0CTL<CNTE0>=1 enables the WS signal to be sent to the AD converter. This can be done regardless of the setting of I2S0CTL<TXE0>.

For details about AD conversion using the WS signal, refer to the chapter on the AD converter.

#### (3) FIFO buffer and data format

The  $I^2S$  unit is provided with a 128-byte FIFO buffer (32-bit wide x 32-entry). The data written to the 4 bytes (32 bits) of the I2SnBUF register is written to this FIFO buffer. This FIFO must be written in units of 4 bytes. It is also necessary to consider the output order and to distinguish between right data and left data.

To write data to the I2SnBUF register, be sure to use a 4-byte load instruction. If a 1-byte load instruction is used, invalid data will be transmitted. In case of using 1-byte or 2-byte transmission instruction, FIFO buffer isn't renewed and transmission isn't started.

And window addresses are 1800H (channel 0) and 1810H (channel1).

Write Data Size	Example instruction	8-bit width	16-bit width
1-byte access	ld (0x1800),a	Not allowed	Not allowed
2-byte access	ld (0x1800),wa	Not allowed	Not allowed
4-byte access	ld (0x1800),xwa	OK	OK

Also note that data must be written in units of 64 bytes using the following sequence:


4-byte load instruction  $\times$  16 times = 64-byte data write

If data is not written in units of 64 bytes, interrupts cannot be generated at the normal timing.


The I2SnCTL<TEMPn> flag is set to "1" when the FIFO buffer for each channel contains no valid data. If there is even one byte of valid data in the FIFO, the flag is cleared to "0". (The <TEMPn> flag is set to "1" as soon as the last valid data in the FIFO is sent to the transmission shift register.)

The following shows how written data is output under various conditions.

## When I2SnCTL<WLVLn> = 0



#### When I2SnCTL<WLVLn> = 1




Note: In case of using monaural setting, and change right / left: I2SnCTL<WLVLn>, data output order change off 1'st data and 2'nd data.

## 3.18.4 Detailed Description of Operation

### (1) Connection example

Figure 3.18.5 shows an example of connections between the TMP92CZ26A and an external LSI (DA converter) using channel 0.



Note: After reset, PF0 to PF2 are placed in a high-impedance state. Connect each pin with a pull-up or pull-down resistor as necessary.

Figure 3.18.5 Connection Example between the TMP92CZ26A and an External LSI

## (2) Operation procedure

The  $I^2S$  unit incorporates a 128-byte FIFO buffer that is divided into two 64-byte units. Whenever each 64-byte buffer space becomes empty, an INTI2Sn interrupt is generated. The next data to be transmitted should be written to the FIFO in the interrupt routine.

(Example settings) I2S0WS = 8 KHz, I2SnCKO = 400 kHz, data transmission on the rising edge (at fgyg = 50 MHz)

Example settings and timing diagram are shown below.

(Main routine) 3 6 5 4 2 1 INTEI2S01 Х Set interrupt level. **PFCR** Set pins: PF0 (I2S0CKO), PF1 (I2S0DO), PF2 (I2S0WS) **PFFC** I2S0SC 1 Divider value N=150 0 0 0 Divider value K=50 I2S0CTL Set transmit mode (I<sup>2</sup>S mode, MSB-first, 16-bit). 0 Falling edge, WS=0 Left, clock stop. I2S0BUF Write left and right data to FIFO (4 bytes  $\times$  32 = 128 bytes). 0 I2S0CTL 0 Χ 0 1 0 1 Start transmission. (INTI2S Interrupt Routine) I2S0BUF Write left and right data to FIFO (4 bytes  $\times$  16 = 64 bytes). X: Don't care, -: No change




Figure 3.18.6 Timing Diagrams (I2S FMT/Stereo/16bit/MSB first)

## (3) Considerations for using the I2S unit

## 1) INTI2Sn generation timing

Every 4bytes data trance from FIFO buffer to shift register per one time.

An INTI2Sn interrupt is generated under two conditions. One is when there are 64 bytes of empty space in the FIFO (after 61- 64th byte has been transferred to the shift register). The other is when the FIFO becomes completely empty (after 125 - 128th byte has been transferred to the shift register). Therefore, INTI2Sn indicates that there are 64 bytes or 128 bytes of empty space in the FIFO, enabling the next data to be written.

The FIFO must be written in units of 64 bytes. Since the FIFO can contain 128 bytes of data, I<sup>2</sup>S output can be performed continuously as long as there are 64 bytes of data in the FIFO. It is also possible to check the FIFO state by using the I2SnCTL<TEMPn> flag.

#### 2) I2SnCTL<TXEn>

Transmission is started by setting I2SnCTL <TXEn> to "1". Once <TXEn> is set to "1", transmission is continued automatically as long as the FIFO contains the data to be transmitted. While <TXE> is set to "1" (transmission in progress), the other bits in the I2SnCTL register must not be changed.

To stop transmission, make sure that the FIFO is empty by checking the I2SnCTL<TEMPn> flag. Then, after waiting for two periods of the I2SWS signal (after all the data has been transmitted), set <TXEn> to "0". In case monaural setting, make sure that the FIFO is empty by checking the I2SnCTL<TEMPn> flag. Then, after waiting for four periods of the I2SWS signal (after all the data has been transmitted), set <TXEn> to "0".

If <TXEn> is set to "0" while data is being transmitted, the transmission is stopped

immediately. At the same time, the read and write pointers of the FIFO, the data in the output shift register and the clock generator are all cleared. (However, when I2SnCTL<CNTEn>=1, the clock generator is not cleared. To clear the clock generator, I2SnCTL<CNTEn> must be set to "0"). Therefore, if transmission is stopped and then resumed, no data will be output.

The WS signal stops at Low level and the CK signal stops at Low level when the rising edge is selected and at High level when the falling edge is selected.

#### 3) I2SnCTL<CNTEn>

I2SnCTL<CNTEn> is used to control the clock generator (8-bit counter, 6-bit counter) for generating the I2SnCKO and I2SnWSOsignals.

Setting I2SnCTL<CNTEn> to "1" starts the counters, and setting this bit to "0" stops the counters. Normally, I2S data transmission is executed by setting both I2SnCTL<TXEn> and <CNTEn> to "1". When transmission is stopped by setting I2SnCTL<TXEn> to "0" with I2SnCTL<CNTEn>=1, the clock generator is not cleared. To clear the clock generator, I2SnCTL<CNTEn> must be set to "0".

### 4) FIFO buffer

The  $I^2S$  unit is provided with a 128-byte FIFO. Although it is not necessary to use all 128 bytes in the FIFO, data should basically be written in units of 64 bytes using an INTI2Sn interrupt as a trigger. If data is written to the FIFO without waiting for an INTI2Sn interrupt or in units other than 64 bytes, interrupts cannot be generated properly.

If the last set of data, for which an interrupt is not needed, contains less than 64 bytes, set I2SnCTL<TXEn> to "0" to stop the transmission after writing the data, then checking that the <TEMPn> flag is set to "1", and waiting for two I2SWS periods (i.e., after all the data has been transmitted). In case monaural setting, make sure that the FIFO is empty by checking the I2SnCTL<TEMPn> flag. Then, after waiting for four periods of the I2SWS signal (after all the data has been transmitted), set <TXEn> to "0".

#### 5) I2SnBUF

When writing data to the I2SnBUF register, be sure to use long-word data load instructions. Word data load or byte data load instructions cannot be used.

Examples)		
ld	(I2SnBUF), xwa;	OK
ld	(I2SnBUF), wa;	NG
ld	(I2SnBUF), a:	NG

## 3.19 LCD Controller (LCDC)

The TMP92CZ26A incorporates an LCD controller (LCDC) for controlling an LCD driver LSI (LCD module). This LCDC supports display sizes from  $64 \times 64$  to  $640 \times 480$  dots for monochrome, grayscale, and 4096-color display and from  $64 \times 64$  to  $320 \times 320$  dots for color display using 65536 or more colors. The supported LCD driver (LCD module) types are STN (Super Twisted Nematic) and digital RGB input TFT (Thin Film Transistor).

## STN support

With LCD drivers supporting STN, an 8-bit data interface is used to realize monochrome, 4-graysale, 16-grayscale, 64-grayscale, 256-color, 4096-color display.

After required settings such as the operation mode, display RAM start address, and LCD size (common, segment) are made in the I/O registers, the start register is set to enable the LCDC. The LCDC outputs a bus request to the CPU, reads data from the display RAM, converts the data as necessary, and writes it to a dedicated FIFO buffer.

## TFT support

With LCD drivers supporting digital RGB input TFT, an 8- to 24-bit data interface is used to realize 4096-color, 65536-color, 262144-color, and 16777216-color display. The data transfer method is the same as in the case of STN.

The LCDC controls LCD display operations using 8-bit RGB (R3:G3:B2), 12-bit RGB (R4:G4:B4), 16-bit RGB (R5:G6:B5), 18-bit RGB (R6:G6:B6), or 24-bit RGB (R8:G8:B8) display data, the shift clock LCP0 for capturing data, the frame signal LFR, the data load signal LLOAD, and the LDIV signal for indicating the inversion of data output. The LDIV signal can be used effectively in reducing noise and power consumption.

The LCDC also has horizontal synchronization signal LHSYNC and vertical synchronization signal LVSYNC for controlling gate drivers, and three programmable OE pins for supporting various signals of the TFT driver to be used.

# 3.19.1 LCDC Features according to LCD Driver Type

# Table 3.19.1 LCDC Features according to LCD Driver Type

(This table assumes the connection with a TOSHIBA-made LCD driver.)

	LOD Delice	Shift Re	egister Type						
	LCD Driver	TFT	STN						
Displa	ay colors	256/4096/65536/262144/16777216 colors	Monochrome, 4/16/64 grayscale levels 256/4096 colors						
Numb	er of pixels that can be	For 65536 colors or less Rows (Commons): 64, 96, 128, 160, 200, 240, 320, 480 Columns (Segments): 64, 128, 160, 240, 320, 640	Rows (Commons): 64, 96, 120, 128, 160, 200, 240, 320, 480 Columns (Segments): 64, 120, 128, 160, 240, 320, 480, 640						
displa	yed	For 65536 colors or more Rows (Commons): 64, 96, 128, 160, 200, 240, 320, 480 Columns (Segments): 64, 128, 160, 240, 320	-						
Data r	rotation function		ntal and vertical flip, 90-degree rotation A size, 65536 colors only)						
PIP fu	nction support	A sub windov	A sub window can be inserted.						
	e data bus width M, SDRAM)	16 bits (32 bits: internal RAM)	16 bits (32 bits: internal RAM)						
	nation data bus width driver)	8 to 24 bits 8 bits							
(VR	num transfer rate AM read) s = 80 MHz)	4.17 ns/byte at internal RAM							
	LCD driver data bus: LD23 to LD0 pins	To be connected to LCD driver data bus.  · 8-bit mode: LD7 to LD0  ·TFT mode: LD23 to LD0							
	LCP0 pin	Data shift clock for TFT source driver	Shift clock pulse output pin 0. To be connected to column driver's CP pin. The LCD driver latches the data bus value on the falling edge of this pin.						
Pins	LHSYNC pin	Vertical shift clock for TFT gate driver	Latch pulse output pin. To be connected to the LCD driver's LP pin. The display data in the LCD driver's output line register is updated on the rising edge of this pin.						
External Pins	LLOAD pin	Enable signal for TFT source driver to load data to TFT panel	N/A						
ũ	LGOE0 to LGOE2 pins	Adjustment signal for TFT gate driver's gate control signal	N/A						
	LFR pin	LCD alternate signal output pin. To be connected to column/row driver's FR pin.	LCD alternate signal output pin. To be connected to column/row driver's FR pin.						
	LVSYNC pin	This signal indicates the start of shift clock capture by TFT gate driver.	Frequency that sets LCD refresh rate						
	LDIV pin	This signal indicates the inversion of data. To be connected to TFT source driver having the data inversion function.	N/A						

## 3.19.2 SFRs

LCDMODE0 Register

LCDMODE0 (0280H)

	7	6	5	4	3	2	1	0
bit Symbol	RAMTYPE1	RAMTYPE0	SCPW1	SCPW0	MODE3	MODE2	MODE1	MODE0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	1	1	0	0	0	0
Function	Display RA  00: Internal 01: Externa 10: SDRAM 11: Reserve	RAM al SRAM M	LD bus trans SCPW2= 0 00: 2-cli 01: 4-cli 10: 8-cli 11: 16-c SCPW2= 1 00: 6-cli 01: 12-c 10: 24-c 11: 48-c	K K K K K K K K K K K K K K K K K K K	0110: STN	erved 1 (mono) 1 4-gray) 1 erved 1	I110 : Reserv	ed 56-color) 096-color) 4K-color) ,16M-color) ved

Note: When SDRAM is used as the LCDC's display RAM, it can only be accessed by "burst 1-clock access".

LCDMODE1 Register

LCDMODE1 (0281H)

			LCDIVIODI	=1 Register				
	7	6	5	4	3	2	1	0
bit Symbol	LDC2	LDC1	LDC0	LDINV	AUTOINV	INTMODE	FREDGE	SCPW2
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	W	W
After reset	0	0	0	0	0	0	0	0
	Data rotation (Supported tonly)		r: 16bps	LD bus inversion	Auto bus inversion 0: Disable	selection	LFR edge 0: LHSYNC	LD bus Trance Speed
Function	000: Normal 001: Horizor 010: Vertica 011: Horizor	ntal flip 101: I flip 110: ntal & vertica	Reserved	0: Normal 1: Invert	1: Enable (Valid only for TFT)	0:LLOAD 1:LVSYNC	Front Edge	0: normal

Note: <LDINV>=1 inverts all output data on the LD bus. However, the LDIV signal that indicates the inversion of output data by auto bus inversion remains unchanged.

LCD Size Setting Register

LCDSIZE (0284H)

	7	6	5	4	3	2	1	0	
bit Symbol	COM3	COM2	COM1	COM0	SEG3	SEG2	SEG1	SEG0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
After reset	0	0	0	0	0	0	0	0	
	Common s	etting			Segment set	ting			
	0000: Reserved 1000: 320			0000: Reserved		1000: Reserved			
	0001: 64 1001: 480				0001: 64		1001: Reserved		
	0010: 96		1010: Reserv	/ed	0010: 128		1010: Reserved		
Function	0011: 120		1011: Reserv	/ed	0011: 160		1011: Reserved		
	0100: 128		1100: Reserv	/ed	0100: 240		1100: Reser	ved	
	0101: 160		1101: Reserv	/ed	0101: 320		1101: Reser	ved	
	0110: 200		1110: Reserv	/ed	0110: 480		1110: Reserved		
	0111: 240		1111: Reserved		0111: 640	1111: Reserved		ved	

Note: Although the TMP92CZ26A contains 288 Kbytes of RAM that can be used as display RAM, it may not be enough depending on display size and color mode.

LCD Control 0 Register

LCDCTL0 (0285H)

		7	6	5	4	3	2	1	0
0	bit Symbol	PIPE	ALL0	FRMON	_		DLS	LCP0OC	START
	Read/Write	R/W	R/W	R/W	R/W		R/W	R/W	R/W
	After reset	0	0	0	0		0	0	0
		PIP	Segment	FR divide	Always		FR signal	LCP0(Note	LCDC
		function	data	setting	write "0"		LCP0/Line	0: Always	operation
							selection	output	
		0:Disable	0: Normal	0: Disable				1: At valid	0: Stop
		1:Enable	1: Always	1: Enable			0:Line	data only	1: Start
	Function		output "0"				1:LCP0	LLOAD	
								width	
								0: At setting	
								in register	
								1: At valid	
								data only	

Note: When select STN mode, LCP0 is output at valid data only regardless of the setting of <LCP0OC> bit.

LCD Control 1 Register

LCDCTL1 (0286H)

LCD Control 1 Register									
	7	6	5	4	3	2	1	0	
bit Symbol	LCP0P	LHSP	LVSP	LLDP			LVSW1	LVSW0	
Read/Write	R/W	R/W	R/W	R/W			R/W	R/W	
After reset	1	0	1	0			0	0	
	LCP0	LHSYNC	LVSYNC	LLOAD			LVSYNC		
	phase	phase	phase	phase			enable time	control	
Function							00: 1 clock of LHSYNC		
1 dilotion	0: Rising	0: Rising	0: Rising	0: Rising			01: 2 clocks	of LHSYNC	
	1: Falling	1: Falling	1: Falling	1: Falling			10: 3 clocks	of LHSYNC	
							11: Reserve	d	

LCD Control 2 Register

LCDCTL2 (0287H)

		7	6	5	4	3	2	1	0
2	bit Symbol	LGOE2P	LGOE1P	LGOE0P					
)	Read/Write	R/W	R/W	R/W					
	After reset	0	0	0					
		LGOE2	LGOE1	LGOE0					
		phase	phase	phase					
	Function								
		0: Rising	0: Rising	0: Rising					
		1: Falling	1: Falling	1: Falling					

Divide FRM 0 Register

LCDDVM0 (0283H)

	7	6	5	4	3	2	1	0		
bit Symbol	FMP3	FMP2	FMP1	FMP0	FML3	FML2	FML1	FML0		
Read/Write	R/W									
After reset	0	0 0 0 0 0 0								
Function		LCP0 DVN	/l (bits 3-0)		LHSYNC DVM (bits 3-0)					

Divide FRM 1 Register

LCDDVM1 (0288H)

	7	6	5	4	3	2	1	0			
bit Symbol	FMP7	FMP6	FMP5	FMP4	FML7	FML6	FML5	FML4			
Read/Write		R/W									
After reset	0	0 0 0 0 0 0 0 0									
Function		LCP0 DVN	/ (bits 7-4)		LHSYNC DVM (bit 7-4)						

	LCD LHSYNC Pulse Register												
		7	6	5	4	3	2	1	0				
LCDHSP	bit Symbol	LH7	LH6	LH5	LH4	LH3	LH2	LH1	LH0				
(028AH)	Read/Write				V	I							
	After reset	0	0	0	0	0	0	0	0				
	Function		LHSYNC period (bits 7–0)										
		7	6	5	4	3	2	1	0				
	bit Symbol	LH15	LH14	LH13	LH12	LH11	LH10	LH9	LH8				
(028BH)	Read/Write	W											
	After reset	0	0	0	0	0	0	0	0				
	Function				LHSYNC per	iod (bits 15-8	3)						

LCD V SYNC Pulse Register

LCDVSP (028CH)

ECD V STNC Pulse Register											
	7	6	5	4	3	2	1	0			
bit Symbol	LVP7	LVP6	LVP5	LVP4	LVP3	LVP2	LVP1	LVP0			
Read/Write	W										
After reset	0	0	0	0	0	0	0	0			
Function	LVSYNC period (bits 7-0)										
	7	6	5	4	3	2	1	0			
bit Symbol							LVP9	LVP8			
Read/Write							V	٧			
After reset							0	0			
Function							LVSYNC period (bits 9-8)				

(028DH)

LCD LVSYNC Pre Pulse Register

LCDPRVSP (028EH)

	7	6	5	4	3	2	1	0			
bit Symbol		PLV6	PLV5	PLV4	PLV3	PLV2	PLV1	PLV0			
Read/Write			W								
After reset		0	0	0	0	0	0	0			
Function		Front dummy LVSYNC (bits 6-0)									

LCDHSDLY (028FH)

	7	6	5	4	3	2	1	0		
bit Symbol		HSD6	HSD5	HSD4	HSD3	HSD2	HSD1	HSD0		
Read/Write			W							
After reset		0	0	0	0	0	0	0		
Function		LHSYNC delay (bits 6-0)								

LCDLDDLY (0290H)

	7	6	5	4	3	2	1	0			
bit Symbol	PDT	LDD6	LDD5	LDD4	LDD3	LDD2	LDD1	LDD0			
Read/Write	R/W		W								
After reset	0	0	0	0	0	0	0	0			
	Data output	LLOAD delay (bits 6-0)									
	timing										
Function	0: Sync with										
1 dilotion	LLOAD										
	1: 1 clock later										
	than LLOAD										

LCDO0DLY (0291H)

	7	6	5	4	3	2	1	0		
bit Symbol		OE0D6	OE0D5	OE0D4	OE0D3	OE0D2	OE0D1	OE0D0		
Read/Write			W							
After reset		0	0	0	0	0	0	0		
Function		OE0 delay (bits 6-0)								

LCDO1DLY (0292H)

	7	6	5	4	3	2	1	0		
bit Symbol		OE1D6	OE1D5	OE1D4	OE1D3	OE1D2	OE1D1	OE1D0		
Read/Write					W					
After reset		0	0	0	0	0	0	0		
Function			OE1 delay (bits 6-0)							

LCDO2DLY (0293H)

	7	6	5	4	3	2	1	0	
bit Symbol		OE2D6	OE2D5	OE2D4	OE2D3	OE2D2	OE2D1	OE2D0	
Read/Write					W	_			
After reset		0	0	0	0	0	0	0	
Function		OE2 delay (bits 6-0)							

LCDHSW (0294H)

	7	6	5	4	3	2	1	0			
bit Symbol	HSW7	HSW6	HSW5	HSW4	HSW3	HSW2	HSW1	HSW0			
Read/Write		W									
After reset	0	0 0 0 0 0 0 0									
Function	LHSYNC width (bits 7-0)										

LCDLDW (0295H)

	7	6	5	4	3	2	1	0			
bit Symbol	LDW7	LDW6	LDW5	LDW4	LDW3	LDW2	LDW1	LDW0			
Read/Write		W									
After reset	0	0 0 0 0 0 0 0									
Function	LLOAD width (bits 7-0)										

LCDHO0W (0296H)

	7	6	5	4	3	2	1	0			
bit Symbol	O0W7	O0W6	O0W5	O0W4	O0W3	O0W2	O0W1	O0W0			
Read/Write		W									
After reset	0	0	0	0	0	0	0	0			
Function		LGOE0 width (bits 7-0)									

LCDHO1W (0297H)

	7	6	5	4	3	2	1	0			
bit Symbol	O1W7	O1W6	O1W5	O1W4	O1W3	O1W2	O1W1	O1W0			
Read/Write		W									
After reset	0	0	0	0	0	0	0	0			
Function	LGOE1 width (bits 7-0)										

LCDHO2W (0298H)

		7	6	5	4	3	2	1	0			
٧	bit Symbol	O2W7	O2W6	O2W5	O2W4	O2W3	O2W2	O2W1	O2W0			
	Read/Write		W									
	After reset	0	0 0 0 0 0 0 0									
	Function	LGOE2 width (bits 7-0)										

LCDHWB8 (0299H)

	7	6	5	4	3	2	1	0
bit Symbol	O2W9	O2W8	O1W9	O1W8	O0W8	LDW9	LDW8	HSW8
Read/Write				٧	٧			
After reset	0	0	0	0	0	0	0	0
Function	LGOE2 wid	th (bits 9-8)	LGOE1 width (bits 9-8)		LGOE0	LLOAD width (bits 9-8)		LHSYNC
Function					width (bit 8)			width (bit 8)

			LCD N	Main Area Sta	art Address F	Register							
		7	6	5	4	3	2	1	0				
LSAML	bit Symbol	LMSA7	LMSA6	LMSA5	LMSA4	LMSA3	LMSA2	LMSA1					
(02A0H)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
	After reset	0	0	0	0	0	0	0					
	Function		LCD main area start address (A7-A1)										
		7	6	5	4	3	2	1	0				
LSAMM	bit Symbol	LMSA15	LMSA14	LMSA13	LMSA12	LMSA11	LMSA10	LMSA9	LMSA8				
(02A1H)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
	After reset	0	0	0	0	0	0	0	0				
	Function			LCD ma	ain area start	t address (A1	5-A8)						
		7	6	5	4	3	2	1	0				
LSAMH	bit Symbol	LMSA23	LMSA22	LMSA21	LMSA20	LMSA19	LMSA18	LMSA17	LMSA16				
(02A2H)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
	After reset	0	1	0	0	0	0	0	0				
Function LCD main area start address (A23-A16)													

Note: When assigned internal RAM as VRAM, A1 signal cannot be used. Every 4bytes setting is needed.

			LCD :	Sub Area Sta	ırt Address R	egister							
		7	6	5	4	3	2	1	0				
LSASL	bit Symbol	LSSA7	LSSA6	LSSA5	LSSA4	LSSA3	LSSA2	LSSA1					
(02A4H)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
	After reset	0	0	0	0	0	0	0					
	Function		LCD sub area start address (A7-A1)										
		7	6	5	4	3	2	1	0				
LSASM	bit Symbol	LSSA15	LSSA14	LSSA13	LSSA12	LSSA11	LSSA10	LSSA9	LSSA8				
(02A5H)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
	After reset	0	0	0	0	0	0	0	0				
	Function			LCD s	ub area start	address (A1	5-A8)						
		7	6	5	4	3	2	1	0				
LSASH	bit Symbol	LSSA23	LSSA22	LSSA21	LSSA20	LSSA19	LSSA18	LSSA17	LSSA16				
(02A6H)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
	After reset	0	1	0	0	0	0	0	0				
Function LCD sub area start address (A23-A16)													

Note: When assigned internal RAM as VRAM, A1 signal cannot be used. Every 4bytes setting is needed.

ı	LCD Sub Area HOT Point Register (X-dir)											
		7	6	5	4	3	2	1	0			
LSAHX	bit Symbol	SAHX7	SAHX6	SAHX5	SAHX4	SAHX3	SAHX2	SAHX1	SAHX0			
(02A8H)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
	After reset	0	0	0	0	0	0	0	0			
	Function			LC	D sub area H	IOT point (7-	0)					
		7	6	5	4	3	2	1	0			
(02A9H)	bit Symbol		/					SAHX9	SAHX8			
	Read/Write							R/W	R/W			
	After reset							0	0			
	Function							LCD sub	area HOT			
	1 dilottori							point	(9-8)			
	LCD Sub Area HOT Point Register (Y-dir)											
		7	6	5	4	3	2	1	0			
LSAHY	bit Symbol	SAHY7	SAHY6	SAHY5	SAHY4	SAHY3	SAHY2	SAHY1	SAHY0			
(02AAH)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
(02/7/11)	After reset	0	0	0	0	0	0	0	0			
	Function		Ū			IOT point (7-			- J			
		7	6	5	4	3	2	1	0			
(02ABH)	bit Symbol								SAHY8			
(OZADI I)	Read/Write								R/W			
	After reset								0			
									LCD sub			
	Function								area HOT			
point (8)												
									point (8)			
			LCD Sub	Area Display	Segment Si	ze Register			point (8)			
		7	LCD Sub /	Area Display 5	Segment Si	ze Register	2	1	0			
LSASS	bit Symbol	7 SAS7					2 SAS2	1 SAS1				
LSASS (02ACH)	bit Symbol Read/Write		6	5	4	3			0			
		SAS7	6 SAS6	5 SAS5	4 SAS4	3 SAS3	SAS2	SAS1	0 SAS0			
	Read/Write	SAS7 R/W	6 SAS6 R/W	5 SAS5 R/W 0	4 SAS4 R/W 0	3 SAS3 R/W	SAS2 R/W 0	SAS1 R/W	0 SAS0 R/W			
	Read/Write After reset	SAS7 R/W	6 SAS6 R/W	5 SAS5 R/W 0	4 SAS4 R/W 0	3 SAS3 R/W 0	SAS2 R/W 0	SAS1 R/W	0 SAS0 R/W			
	Read/Write After reset	SAS7 R/W 0	6 SAS6 R/W 0	5 SAS5 R/W 0 LCD	4 SAS4 R/W 0 sub area se	3 SAS3 R/W 0 gment size (7	SAS2 R/W 0 7-0)	SAS1 R/W 0	0 SAS0 R/W 0			
(02ACH)	Read/Write After reset Function	SAS7 R/W 0	6 SAS6 R/W 0	5 SAS5 R/W 0 LCD	4 SAS4 R/W 0 sub area se	3 SAS3 R/W 0 gment size (7	SAS2 R/W 0 7-0)	SAS1 R/W 0	0 SAS0 R/W 0			
(02ACH)	Read/Write After reset Function bit Symbol	SAS7 R/W 0	6 SAS6 R/W 0	5 SAS5 R/W 0 LCD	4 SAS4 R/W 0 sub area se	3 SAS3 R/W 0 gment size (7	SAS2 R/W 0 7-0)	SAS1 R/W 0 1 SAS9 R/W	0 SAS0 R/W 0 0 SAS8 R/W			
(02ACH)	Read/Write After reset Function bit Symbol Read/Write	SAS7 R/W 0	6 SAS6 R/W 0	5 SAS5 R/W 0 LCD	4 SAS4 R/W 0 sub area se	3 SAS3 R/W 0 gment size (7	SAS2 R/W 0 7-0)	SAS1 R/W 0  1 SAS9 R/W 0 LCD sub ard	O SASO R/W O SAS8 R/W O ea segment			
(02ACH)	Read/Write After reset Function bit Symbol Read/Write After reset	SAS7 R/W 0	6 SAS6 R/W 0	5 SAS5 R/W 0 LCD	4 SAS4 R/W 0 sub area se	3 SAS3 R/W 0 gment size (7	SAS2 R/W 0 7-0)	SAS1 R/W 0 1 SAS9 R/W	O SASO R/W O SAS8 R/W O ea segment			
(02ACH)	Read/Write After reset Function bit Symbol Read/Write After reset	SAS7 R/W 0	6 SAS6 R/W 0 6	5 SAS5 R/W 0 LCD 5	4 SAS4 R/W 0 sub area se	3 SAS3 R/W 0 gment size (7 3	SAS2 R/W 0 7-0) 2	SAS1 R/W 0  1 SAS9 R/W 0 LCD sub arr size	O SASO R/W O O SAS8 R/W O ea segment (9-8)			
(02ACH)	Read/Write After reset Function bit Symbol Read/Write After reset	SAS7 R/W 0	6 SAS6 R/W 0	5 SAS5 R/W 0 LCD 5	4 SAS4 R/W 0 sub area see	SAS3 R/W 0 gment size (7	SAS2 R/W 0 7-0)	SAS1 R/W 0  1 SAS9 R/W 0 LCD sub ard	O SASO R/W O SAS8 R/W O ea segment			
(02ACH) (02ADH)	Read/Write After reset Function bit Symbol Read/Write After reset Function bit Symbol	SAS7 R/W 0	6 SAS6 R/W 0 6	5 SAS5 R/W 0 LCD 5  Area Display 5 SAC5	4 SAS4 R/W 0 sub area see 4  Common Si 4 SAC4	3 SAS3 R/W 0 gment size (7 3 ze Register 3 SAC3	SAS2 R/W 0 7-0) 2	SAS1 R/W 0  1 SAS9 R/W 0 LCD sub arr size	O SAS0 R/W O O SAS8 R/W O ea segment (9-8) O SACO			
(02ACH) (02ADH)	Read/Write After reset Function bit Symbol Read/Write After reset Function	R/W 0 7 SAC7 R/W	6 SAS6 R/W 0 6 LCD Sub 6 SAC6 R/W	SAS5 R/W 0 LCD 5  Area Display 5 SAC5 R/W	SAS4 R/W 0 sub area see 4  Common Si 4 SAC4 R/W	3 SAS3 R/W 0 gment size (7 3  ze Register 3 SAC3 R/W	SAS2 R/W 0 7-0) 2 SAC2 R/W	SAS1 R/W 0  1 SAS9 R/W 0 LCD sub arr size  1 SAC1 R/W	O SASO R/W O O SAS8 R/W O ea segment (9-8)  O SACO R/W			
(02ACH) (02ADH)	Read/Write After reset Function bit Symbol Read/Write After reset Function bit Symbol Read/Write After reset	SAS7 R/W 0 7 7 SAC7	6 SAS6 R/W 0 6 LCD Sub / 6 SAC6	SAS5 R/W 0 LCD 5  Area Display 5 SAC5 R/W 0	A SAS4 R/W 0 sub area set 4  Common Si 4 SAC4 R/W 0	3 SAS3 R/W 0 gment size (7 3  ze Register 3 SAC3 R/W 0	SAS2 R/W 0 7-0) 2 SAC2 R/W 0	SAS1 R/W 0  1 SAS9 R/W 0 LCD sub arr size	O SAS0 R/W O O SAS8 R/W O ea segment (9-8) O SACO			
(02ACH) (02ADH)	Read/Write After reset Function bit Symbol Read/Write After reset Function bit Symbol Read/Write	R/W 0 7 SAC7 R/W 0	6 SAS6 R/W 0 6 LCD Sub / 6 SAC6 R/W 0	SAS5 R/W 0 LCD 5  Area Display 5 SAC5 R/W 0 LCD	A SAS4 R/W 0 sub area see 4  Common Si 4 SAC4 R/W 0 sub area coi	3 SAS3 R/W 0 gment size (7 3  ze Register 3 SAC3 R/W 0 mmon size (7	SAS2 R/W 0 7-0) 2 SAC2 R/W 0 7-0)	SAS1 R/W 0  1 SAS9 R/W 0 LCD sub arr size  1 SAC1 R/W 0	O SASO R/W O O SAS8 R/W O ea segment (9-8)  O SACO R/W O			
(02ACH) (02ADH)	Read/Write After reset Function bit Symbol Read/Write After reset Function bit Symbol Read/Write After reset Function	R/W 0 7 SAC7 R/W	6 SAS6 R/W 0 6 LCD Sub 6 SAC6 R/W	SAS5 R/W 0 LCD 5  Area Display 5 SAC5 R/W 0	A SAS4 R/W 0 sub area set 4  Common Si 4 SAC4 R/W 0	3 SAS3 R/W 0 gment size (7 3  ze Register 3 SAC3 R/W 0	SAS2 R/W 0 7-0) 2 SAC2 R/W 0	SAS1 R/W 0  1 SAS9 R/W 0 LCD sub arr size  1 SAC1 R/W	O SAS0 R/W 0 O SAS8 R/W 0 ea segment (9-8)  O SAC0 R/W 0 O			
(02ACH) (02ADH)	Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function	R/W 0 7 SAC7 R/W 0	6 SAS6 R/W 0 6 LCD Sub / 6 SAC6 R/W 0	SAS5 R/W 0 LCD 5  Area Display 5 SAC5 R/W 0 LCD	A SAS4 R/W 0 sub area see 4  Common Si 4 SAC4 R/W 0 sub area coi	3 SAS3 R/W 0 gment size (7 3  ze Register 3 SAC3 R/W 0 mmon size (7	SAS2 R/W 0 7-0) 2 SAC2 R/W 0 7-0)	SAS1 R/W 0  1 SAS9 R/W 0 LCD sub arr size  1 SAC1 R/W 0	O SASO R/W O O SAS8 R/W O ea segment (9-8)  O SACO R/W O SAC8			
(02ACH) (02ADH) LSACS (02AEH)	Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function	R/W 0 7 SAC7 R/W 0	6 SAS6 R/W 0 6 LCD Sub / 6 SAC6 R/W 0	SAS5 R/W 0 LCD 5  Area Display 5 SAC5 R/W 0 LCD	A SAS4 R/W 0 sub area see 4  Common Si 4 SAC4 R/W 0 sub area coi	3 SAS3 R/W 0 gment size (7 3  ze Register 3 SAC3 R/W 0 mmon size (7	SAS2 R/W 0 7-0) 2 SAC2 R/W 0 7-0)	SAS1 R/W 0  1 SAS9 R/W 0 LCD sub arr size  1 SAC1 R/W 0	O SASO R/W O O SAS8 R/W O ea segment (9-8)  O SACO R/W O O SAC8 R/W			
(02ACH) (02ADH) LSACS (02AEH)	Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function  bit Symbol Read/Write After reset Function	R/W 0 7 SAC7 R/W 0	6 SAS6 R/W 0 6 LCD Sub / 6 SAC6 R/W 0	SAS5 R/W 0 LCD 5  Area Display 5 SAC5 R/W 0 LCD 5	A SAS4 R/W 0 sub area see 4 Common Si 4 SAC4 R/W 0 sub area cool 4	3 SAS3 R/W 0 gment size (7 3  ze Register 3 SAC3 R/W 0 mmon size (7	SAS2 R/W 0 7-0) 2 SAC2 R/W 0 7-0) 2	SAS1 R/W 0  1 SAS9 R/W 0 LCD sub arr size  1 SAC1 R/W 0	O SASO R/W O O SAS8 R/W O ea segment (9-8)  O SACO R/W O SAC8			

## 3.19.3 Description of Operation

#### 3.19.3.1 Outline

After the required settings such as the operation mode, display data memory address, color mode, and LCD size are specified, the start register is set to start the LCDC operation.

The LCDC issues a bus request to the CPU. When the bus is granted, the LCDC reads data of the display size from the display RAM, stores the data in the FIFO buffer in the LCDC, and then returns the bus to the CPU.

The display data in the FIFO buffer is transferred to the LCD driver via a dedicated bus (LD pin). At this time, control pins (such as LCP0) that are connected to the LCD driver also output specified waveforms in synchronization with the transfer of display data.

Note: While display RAM data is being read, the CPU operation is halted by the internal BUSREQ signal. Therefore, the CPU stop time must be taken into account in programming.

External SDRAM, SRAM, or internal RAM (288 Kbytes) can be used as the display RAM. Since the internal RAM allows very fast accesses (32-bit bus, 2-1-1-1 read/write), it enables data transfer to the LCD driver (DMA operation) with the minimum CPU stop time. Using the internal RAM also greatly reduces power consumption during LCD display.

## 3.19.3.2 Display Memory Mapping

Since the number of bits needed to display one pixel varies even for the same display size depending on the selected color mode, the required display RAM size also varies with each color mode. (The color mode can be selected from a range of monochrome to 16777216 colors.)

In monochrome mode, one pixel of display data corresponds to one bit of display RAM data. Likewise, the number of display RAM data used for displaying one pixel in each color mode is as follows:

```
4-grayscale
                              1 \text{ pixel} = 2 \text{ bits}
16-grayscale
                              1 \text{ pixel} = 4 \text{ bits}
64-grayscale
                              1 \text{ pixel} = 6 \text{ bits}
STN 256-color
                              1 \text{ pixel} = 8 \text{ bits}
STN 4096-color
                              1 \text{ pixel} = 12 \text{ bits}
STN 65536-color
                             1 \text{ pixel} = 16 \text{ bits}
STN 256K-color
                              1 \text{ pixel} = 16 \text{ bits (not } 18 \text{ bits)}
STN 16M-color
                              1 \text{ pixel} = 24 \text{ bits}
```


For example, a 320-segment x 240-common display in 4-grayscale mode requires 19200 bytes of display RAM space  $(320 \times 240 \times 2 = 152600 \text{ bits} = 19200 \text{ bytes})$ .

For details, refer to "Memory Map Image and Data Output in Each Display Mode" later in this chapter.

## 3.19.3.3 Basic Operation

The following diagram shows the basic timings of the waveforms generated by the LCDC and adjustable elements. The adjustable elements for each signal include enable time, phase, and delay time.

The signals used and their connections and settings vary with the LCD driver type (STN/TFT) and specifications to be used.



#### 3.19.3.4 Reference Clock LCP0

LCP0 is used as the reference clock for all the signals in the LCDC.

This section explains how to set the frequency (period) of the LCP0 signal.

The LCP0 clock speed (LD bus transfer speed) is determined by selecting TFT or STN and setting LCDMODE0<SCPW1:0> and LCDMODE1<SWPW2>. The clock speed should be selected to meet the characteristics of the LCD driver to be used.

The LCP0 period can be selected from four types: fsys/2, fsys/4, fsys/8, fsys/16, fsys/24 and fsys/48.




Figure 3.19.1 LCP Frequency Selection

#### Minimum speed

The LCP0 period needs to be short enough to prevent the next line signal from overlapping the current line signal.

The transfer speed of display data must be set to suit the refresh rate; otherwise data cannot be transferred properly. Set the data transfer speed so that each transfer completes within the LHSYNC period.

STN monochrome/grayscale : Segment size / 8 x LCP0 [s: period] < LHSYNC [s: period] STN color

STN color : Segment size x 3 / 8 LCP0 [s: period] < LHSYNC [s: period]

TFT : Segment size x LCP0 [s: period] < LHSYNC [s: period]

#### Maximum speed

If the LCP0 period is too short, the data to be transferred to the LCD driver cannot be prepared in time, causing wrong data to be transferred. The maximum transfer speed is limited by the operation mode and display RAM type (bus width, wait condition, and so on). If the data rotation function is used, the transfer speed must be slower.

## LCP0 Setting Range Table

Conditions

 $f_{SYS}$  : 60 MHz

Display size (color) : up to  $320 \times 320$  Display size (monochrome/grayscale) : up to  $640 \times 480$ 

Note: This table shows the range of LCP0 settings that can be made under the conditions shown above. If the CPU clock speed, display size, or refresh rate is changed, the LCP0 range also changes.

Display RAM Display Mode	Internal RAM	SDRAM	External SRAM (0 waits)	External SRAM (N waits)
STN monochrome Refresh cycle = 70 Hz	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /4 tof <sub>SYS</sub> /16 (up to 2 waits) f <sub>SYS</sub> /8 to f <sub>SYS</sub> /16 (up to 6 waits) f <sub>SYS</sub> /16 (up to 14 waits)
STN 4-grayscale Refresh cycle = 70 Hz	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	$f_{SYS}/4$ to $f_{SYS}/8$ (up to 2 waits) $f_{SYS}/8$ (up to 6 waits)
STN 16-grayscale Refresh cycle = 140 Hz	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /8	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /8	f <sub>SYS</sub> /4 to f <sub>SYS</sub> /8	$f_{SYS}/8$ to $f_{SYS}/16$ (up to 2 waits) $f_{SYS}/16$ (up to 6 waits)
STN 64-grayscale Refresh cycle = 200 Hz	f <sub>SYS</sub> /4	f <sub>SYS</sub> /4	f <sub>SYS</sub> /4	f <sub>SYS</sub> /4 (up to 1 wait)
STN 256-color Refresh cycle = 70 Hz	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /4 to f <sub>SYS</sub> /16	$f_{SYS}/8$ to $f_{SYS}/16$ (up to 2 waits) $f_{SYS}/16$ (up to 6 waits)
STN 4K-color Refresh cycle = 70 Hz	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /4 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /4 to f <sub>SYS</sub> /16 (up to 2 waits) f <sub>SYS</sub> /8 to f <sub>SYS</sub> /16 (up to 6 waits) f <sub>SYS</sub> /16 (up to 14 waits)
<b>TFT 4K-color</b> Refresh cycle = 70 Hz	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 To f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /4 to f <sub>SYS</sub> /16 (up to 2 waits) f <sub>SYS</sub> /8 to f <sub>SYS</sub> /16 (up to 6 waits) f <sub>SYS</sub> /16 (up to 14 waits)
<b>TFT 64K-color</b> Refresh cycle = 70 Hz	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /4 to f <sub>SYS</sub> /16 (up to 2 waits) f <sub>SYS</sub> /8 to f <sub>SYS</sub> /16 (up to 6 waits) f <sub>SYS</sub> /16 (up to 14 waits)
TFT 64K-color + rotation operation	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /4 to f <sub>SYS</sub> /16 (up to 2 waits) f <sub>SYS</sub> /8 to f <sub>SYS</sub> /16 (up to 6 waits) f <sub>SYS</sub> /16 (up to 14 waits)
TFT 256K-color Refresh cycle = 70 Hz	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /4 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /8 to f <sub>SYS</sub> /16 (up to 2 waits) f <sub>SYS</sub> /16 (up to 2 waits)
<b>TFT 16M-color</b> Refresh cycle = 70 Hz	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /2 to f <sub>SYS</sub> /16	f <sub>SYS</sub> /4 to f <sub>SYS</sub> /16 (up to 2 waits) f <sub>SYS</sub> /8 to f <sub>SYS</sub> /16 (up to 2 waits) f <sub>SYS</sub> /16 (up to 2 waits)

Example 1: When  $f_{SYS} = 10$  MHz, STN mode, LCDMODE0<SCPW1:0> = 01

Internal reference clock LCP0 =  $f_{SYS}$  / 8 = 10 MHz / 8 = 1.25 [MHz] LCP0 period = 1 / 1.25 [MHz] = 0.8 [ $\mu$ S]

Example 2: when  $f_{SYS}$  = 60 MHz, TFT mode, LCDMODE0<SCPW1:0> = 11

Internal reference clock LCP0 =  $f_{SYS}$  / 16 = 60 MHz / 16 = 3.75 [MHz] LCP0 period = 1 / 3.75 [MHz] = 266 [nS]

LCDMODE0 Register

LCDMODE0 (0280H)


	7	6	5	4	3	2	1	0
bit Symbol	RAMTYPE1	RAMTYPE0	SCPW1	SCPW0	MODE3	MODE2	MODE1	MODE0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	1	1	0	0	0	0
Function	Display RAI 00: Internal (32-bit) 01: Externa 10: SDRAM 11: Reserve	RAM I SRAM I	SCPW2= 0 00: 2-cl 01: 4-cl 10: 8-cl 11: 16-c SCPW2= 1 00: 6-cl 01: 12-c 10: 24-c	k k k cilk k cilk		rved 1 nono) 1 l-gray) 1 rved 1 6-gray) 1	110: Reserv	ed 56-color) 096-color) 4K-color) K-,16M-color) ed

LCDCTL0 <LCP0OC> is used to control the output timing of the LCP0 signal. When <LCP0OC>=0, the LCP0 signal is always output. When <LCP0OC>=1, the LCP0 signal is output only when valid data is output.

				LCD Con	trol 0 Regis	ter			
		7	6	5	4	3	2	1	0
LCDCTL0	bit Symbol	PIPE	ALL0	FRMON	-		DLS	LCP0OC	START
(0285H)	Read/Write	R/W	R/W	R/W	R/W		R/W	R/W	R/W
	After reset	0	0	0	0		0	0	0
		PIP function	Segment	Frame divide	Always		FR signal	LCP0 (Note)	LCDC
			data	setting	write "0"		LCP0/Line	0: Always	operation
		0: Disable					selection	output	
		1: Enable	0: Normal	0: Disable				1: At valid	0: Stop
			1: Always	1: Enable			0: Line	data only	1: Start
	Function		output "0"				1: LCP0	LLOAD	
								width	
								0: At setting	
								in register	
								1: At valid	
								data only	

Note: When select STN mode, LCP0 is output at valid data only regardless of the setting of <LCP0OC> bit.

The phase of the LCP0 signal can be inverted by the setting of LCDCTL1<LCP0P>.



7 3 6 5 4 1 0 bit Symbol LCP0P LHSP **LVSP** LLDP LVSW1 LVSW0 LCDCTL1 Read/Write R/W R/W R/W R/W R/W R/W (0286H) After reset 1 0 1 0 0 0 LHSYNC LCP0 LVSYNC LLOAD LVSYNC phase phase phase phase enable time control 00: 1 clock of LHSYNC Function 0: Rising 0: Rising 0: Rising 0: Rising 01:2 clocks of LHSYNC 1: Falling 1: Falling 1: Falling 1: Falling 10:3 clocks of LHSYNC 11: Reserved

#### 3.19.3.5 Refresh Rate

The period of the horizontal synchronization signal LHSYNC is defined as the product of the value set in LCDHSP<LH15:0> and the LCP0 clock period.

The value to be set in LCDHSP<LH15:0> is obtained as follows:

Segment size + number of dummy clocks (\*)

**STN** 

Monochrome/grayscale: (Segment size / 8) + number of dummy clocks (\*) Color : (Segment size  $\times$  3 / 8) + number of dummy clocks (\*)

LHSYNC [s: period] = LCP0 [s: period]  $\times$  (<LH15:0> + 1)

LCD LHSYNC Pulse Register

**LCDHSP** (028AH)

(028BH)

					9							
	7	6	5	4	3	2	1	0				
bit Symbol	LH7	LH6	LH5	LH4	LH3	LH2	LH1	LH0				
Read/Write		W										
After reset	0	0	0	0	0	0	0	0				
Function		LHSYNC period (bits 7–0)										
	7	6	5	4	3	2	1	0				
bit Symbol	LH15	LH14	LH13	LH12	LH11	LH10	LH9	LH8				
Read/Write		W										
After reset	0	0	0	0	0	0	0	0				
Function	LHSYNC period (bits 15-8)											

The period of the vertical synchronization signal LVSYNC is defined as the product of the value set in LCDVSP<LV9:0> and the LHSYNC period.

The value to be set in LCDVSP<LV9:0> is obtained as follows:

TFT

Common size + number of dummy clocks (\*)

STN

Common size + number of dummy clocks (\*)

(A minimum of one dummy clock must be inserted in the back porch.)


LVSYNC [s: period] = LHSYNC [s: period]  $\times$  (<LV9:0> + 1)  $= LCP0 [s: period] \times (< LH15:0 > + 1) \times (< LV9:0 > + 1)$ 

LOD V OVAIO Bullet Berief

**LCDVSP** (028CH)

(028DH)

			LCD V SYN	IC Pulse Reg	gister						
	7	6	5	4	3	2	1	0			
bit Symbol	LVP7	LVP6	LVP5	LVP4	LVP3	LVP2	LVP1	LVP0			
Read/Write		W									
After reset	0	0	0	0	0	0	0	0			
Function		LVSYNC period (bits 7-0)									
	7	6	5	4	3	2	1	0			
bit Symbol							LVP9	LVP8			
Read/Write							V	V			
After reset							0	0			
	LVSYNC period (bits 9-8)										
Function				LVSYNC per	10a (bits 9-8)						



The above is a conceptual diagram showing the data (LD23-0), shift clock (LCP0), horizontal synchronization signal (LHSYNC), and vertical synchronization signal (LVSYNC) on the LCD panel.

The front porch and back porch as shown above should be taken into consideration in setting LCDHSP<LH15:0> and LCDVSP<LV9:0> explained earlier.

Note 1: The horizontal back porch must be set so that "data transfer" plus "LCP0 x 2 clocks" are completed within one period of the reference clock LHSYNC (with 0 delay), as defined by the following equation:

Delay time (LLOAD) + number of data transfer times + 2 < LHSYNC (LCP0 pulse count)

Note 2: The vertical back porch must have a minimum of one dummy clock.

#### (\*) TFT driver

The recommended number of dummy clocks is specified by each TFT driver (or LCD module). Refer to the specifications of the TFT driver (LCD module) to be used.

## (\*) STN driver

For an STN driver, the refresh rate can be set accurately by adjusting the value of the horizontal back porch. If the desired refresh rate cannot be obtained by the horizontal back porch, it can be further adjusted by the vertical back porch. For details, refer to the setting example to be described later in this section.

## Setting method

The front dummy LHSYNC (vertical front porch) not accompanied by valid data in the total of LHSYNC period in the LVSYNC period is defined by the value set in LCDPRVSP<PLV6:0>.

Front dummy LHSYNC (vertical front porch) = <PLV6:0>

The back dummy LHSYNC (vertical back porch) is defined as follows:

```
(<LVP9:0> + 1) - (valid LHSYNC: common size) - (front dummy LHSYNC: <PLV6:0>)
```

The vertical back porch must have a minimum of one dummy clock.

The front dummy LCP0 (horizontal front porch) not accompanied by valid data in the total number of LCP0 clocks in the LHSYNC period is defined by the value set in LCDLDDLY<LDD6:0>.

Front dummy LCP0 (horizontal front porch) = <LDD6:0>

The back dummy LCP0 (horizontal back porch) is defined as follows:

```
(<LH15:0> + 1) – (valid LCP0: segment size) – (front dummy LCP0: <LDD6:0>)
```

- Note 1: The back dummy LCP0 (horizontal back porch) must have a minimum of two LCP0 clocks.
- Note 2: The delay time that is set in LCDLDDLY<LDD6:0> is counted based on LHSYNC (with 0 delay).

LCDLDDLY (0290H)

	7	6	5	4	3	2	1	0
bit Symbol	PDT	LDD6	LDD5	LDD4	LDD3	LDD2	LDD1	LDD0
Read/Write	R/W			-	W	-	_	-
After reset	0	0	0	0	0	0	0	0
Function	Data output timing 0: Sync with LLOAD 1: 1 clock later than LLOAD			LLOA	AD delay (bits	s 6-0)		


Example 1) Setting the refresh rate to 200 Hz under the following conditions:

= 156.25

 $f_{SYS}$  = 30 MHz, STN mode, 320-segment × 240-common, 4096-color display, LCDMODE0<SCPW1:0> = 00

```
Internal reference clock LCP0 = f_{SYS} / 4 = 30 [MHz] / 4 = 7.5 [MHz] Therefore, LCP0 period = 1 / 7.5 [MHz] = 0.133 [µS] Condition 1: Refresh rate = 200 Hz, Refresh cycle = 5 [ms Condition 2: LH = <LH15:0> \geq (320×3/8) - 1 = 119 Condition 3: LV = <LVP9:0> \geq 240 - 1 When <LVP9:0> = 239 (minimum value): LVSYNC [s: period] = LHSYNC [s: period] × (<LVP9:0> + 1) = LCP0 [s: period] × (<LH15:0> + 1) × (<LVP9:0> + 1) = LCP0 [s: period] × (5 LH + 1) × 240 LH + 1 = (5 × 10 -3) × (7.5 × 10 -6) / 240
```

## 3.19.3.6 Signal Settings



The above diagram shows the typical timings of the signals controlled by the LCDC. This section explains how to control each of these signals.

## 1. LVSYNC Signal

The period of the vertical synchronization signal LVSYNC indicates the time for each screen update (refresh rate). The LVSYNC period is defined as an integral multiple of the period of the horizontal synchronization signal LHSYNC.


The LVSYNC period is calculated as the product of the value set in LCDVSP<LV 9:0> and the LHSYNC period. The value to be set in LCDVSP<LV9:0> should be "common size + number of dummy clocks" or larger for TFT and STN.

LVSYNC [s: period] = LHSYNC [s: period]  $\times$  (<LVP9:0> + 1) = LCP0 [s: period]  $\times$  (<LH15:0> + 1)  $\times$  (<LVP9:0> + 1)

LCD V SYNC Pulse Register 7 6 4 2 Λ LVP6 LCDVSP LVP7 LVP5 LVP4 LVP3 LVP1 bit Symbol LVP2 LVP0 (028CH) Read/Write 0 0 0 0 0 0 0 After reset 0 Function LVSYNC period (bits 7-0) 6 5 2 1 0 (028DH) LVP9 LVP8 bit Symbol Read/Write After reset 0 0 LVSYNC period Function (bits 9-8)

The enable width of the LVSYNC signal can be specified as 1 clock, 2 clocks, or 3 clocks of LHSYNC in LCDCTL1<LVSW1:0>.

The phase of the LVSYNC signal can be inverted by the setting of LCDCTL1 <LVSP>.



LCD Control 1 Register 7 6 5 4 3 2 1 0 LCP0P LHSP **LVSP** LLDP LVSW1 LVSW0 bit Symbol LCDCTL1 R/W R/W R/W R/W Read/Write R/W R/W (0286H) After reset 0 0 0 0 LCP0 LHSYNC LVSYNC LLOAD LVSYNC phase phase phase phase enable time control 00:1 clock of LHSYNC **Function** 0: Rising 0: Rising 0: Rising 0: Rising 01:2 clocks of LHSYNC 1: Falling 1: Falling 1: Falling 1: Falling 10:3 clocks of LHSYNC 11: Reserved

## 2. LHSYNC Signal

The period of the horizontal synchronization signal LHSYNC corresponds to one line of display. The LHSYNC period is defined as an integral multiple of the reference clock signal LCP0.

The LHSYNC period is defined as the product of the value set in LCDHSP<LH15:0 > and the LCP0 clock period. The value to be set in LCDHSP<LH15:0 > should be "segment size + number of dummy clocks" or larger for TFT. In the case of STN, the minimum value of LCDHSP<LH15:0 > is:

Monochrome/grayscale : (Segment size / 8) + number of dummy clocks Color : (Segment size  $\times$  3 / 8) + number of dummy clocks


LHSYNC [s: period] = LCP0 [s: period]  $\times$  (<LH15:0> + 1)

LCDHSP (028AH)

LCD LHSYNC Pulse Register 7 6 4 3 2 1 0 LH4 LH7 LH6 LH5 LH3 LH2 LH1 bit Symbol LH0 Read/Write W After reset 0 0 0 0 0 0 0 0 Function LHSYNC period (bits 7-0) 7 6 5 4 3 2 1 0 bit Symbol LH15 LH14 LH13 LH12 LH11 LH10 LH9 LH8 Read/Write W After reset 0 0 0 0 0 0 0 0 LHSYNC period (bits 15-8) **Function** 

(028BH)

The enable width of the LHSYNC signal can be specified by LCDHSW<HSW9:0>. It is also possible to set the delay time for the LVSYNC signal in units of LCP0 pulses.



The enable width of the LHSYNC signal is set using LCDHSW<HSW8:0>. It can be specified in a range of 1 to 512 pulses of the LCP0 clock.

The enable width is represented by the following equation:

Enable width = <HSW8:0> + 1

Thus, when LCDHSW<HSW8:0> is set to "0", the enable width is set as one pulse of the LCP0 clock.

Signal Name

LCP0

LHSYNC signal

High width setting LCP0 clock = 1, 2, 3 ... 512 pulses

LCDHSW Register

LCDHSW (0294H)


	7	6	5	4	3	2	1	0			
bit Symbol	HSW7	HSW6	HSW5	HSW4	HSW3	HSW2	HSW1	HSW0			
Read/Write		W									
After reset	0	0 0 0 0 0 0 0									
Function		LHSYNC width (bits 7-0)									

LCDHWB8 (0299H)


	7	6	5	4	3	2	1	0			
bit Symbol	O2W9	O2W8	O1W9	O1W8	O0W8	LDW9	LDW8	HSW8			
Read/Write		W									
After reset	0	0	0	0	0	0	0	0			
LGOE2 widt		th (bits 9-8)	LGOE1 wid	th (bits 9-8)	LGOE0	LLOAD wid	th (bits 9-8)	LHSYNC			
Function					width (bit 8)			width (bit 8)			

As shown in the diagram below, delay time of 0 to 127 pulses of the LCP0 clock can be inserted in the LHSYNC signal.

Delay time = <HSD6:0>



The phase of the LHSYNC signal can be inverted by the setting of LCDCTL1 <LVSP>.




LCDCTL1 (0286H)

	LCD Control 1 Register											
	7	6	5	4	3	2	1	0				
bit Symbol	LCP0P	LHSP	LVSP	LLDP			LVSW1	LVSW0				
Read/Write	R/W	R/W	R/W	R/W			R/W	R/W				
After reset	1	0	1	0			0	0				
	LCP0	LHSYNC	LVSYNC	LLOAD			LVSYNC					
	phase	phase	phase	phase			enable time control					
Function							00 : 1 clock of LHSYNO					
Function	0: Rising	0: Rising	0: Rising	0: Rising			01 : 2 clocks of LHSYN					
	1: Falling	1: Falling	1: Falling	1: Falling			10:3 clocks of LHSY					
							11 : Reserve	ed				

## 3. LLOAD Signal

The LLOAD signal is used to control the timing for the LCD driver to receive display data. The period of the LLOAD signal synchronizes to one line of display. It is defined as an integral multiple of the reference clock LCP0.



The LHSYNC signal and LLOAD signal differs in that the LHSYNC signal is output all the time whereas the LLOAD signal is output only at valid data lines (commons). Display data is output in synchronization with the LLOAD signal. Therefore, if a delay is inserted in the LLOAD signal through the LCDLDDLY register, data output is also delayed.

Also note that when LCDLDDLY<PDT>=1, data is output one LCP0 clock later than the LLOAD signal.

LCDLDDLY<PDT>=0: Data is output in synchronization with the LLOAD signal. LCDLDDLY<PDT>=1: Data is output one LCP0 clock later than the LLOAD signal.

The delay time for the LLOAD signal is controlled based on LCDLDDLY<PDT>=1. Therefore, even if the delay time is set to "0" with LCDLDDLY<PDT>=0, the LLOAD signal is output with a delay of one LCP0 clock. Be careful about this point.

The number of pulses in the front dummy LHSYNC (vertical front porch) is specified by LCDPRVSP<PLV6:0>. This delay time can be set in a range of 0 to 127 pulses of the LCP0 clock.

Front dummy LHSYNC = <PLV6:0>


LCD LVSYNC Pre Pulse Register

LCDPRVSP (028EH)

ľ		7	6	5	4	3	2	1	0			
	bit Symbol		PLV6	PLV5	PLV4	PLV3	PLV2	PLV1	PLV0			
	Read/Write			W								
	After reset		0	0	0	0	0	0	0			
	Function		Front dummy LVSYNC (bits 6-0)									

The back dummy LHSYNC (vertical back porch) is defined as follows:

(<LVP9:0> + 1) – (valid LHSYNC: common size) – (front dummy LHSYNC: <PLV6:0>)



High width setting  $LCP0 \ clock = 1, \, 2, \, 3 \, \dots \, 1023 \ pulses \ (<PDT>=0) \, / \, 1024 \ pulses \ (<PDT>=1)$ 

Note: The vertical back porch must be set to "1" or longer in all the cases (STN/TFT).

The enable width of the LLOAD signal is determined depending on the LCDCTL0<LCP0OC> setting, as shown below.

 $\label{eq:local_local_local_local} LCDCTL0 < LCPOOC > = 0 : Output \ at \ setting \ value \ in \ (LCDDLW) < LDW9:0 > \\ LCDCTL0 < LCPOOC > = 1 : Output \ at \ valid \ data$ 

LCD Control 0 Register

LCDCTL0 (0285H)

		7	6	5	4	3	2	1	0
	bit Symbol	PIPE	ALL0	FRMON	1		DLS	LCP0OC	START
	Read/Write	R/W	R/W	R/W	R/W		R/W	R/W	R/W
	After reset	0	0	0	0		0	0	0
		PIP function	Segment	Frame divide	Always		FR signal	LCP0 (Note)	LCDC
			data	setting	write "0"		LCP0/Line	0: Always	operation
		0: Disable					selection	output	
		1: Enable	0: Normal	0: Disable				1: At valid	0: Stop
			1: Always	1: Enable			0: Line	data only	1: Start
	Function		output "0"				1: LCP0	LLOAD	
								width	
								0: At setting	
								in register	
1								1: At valid	
L								data only	

Note: When select STN mode, LCP0 is output at valid data only regardless of the setting of <LCP0C> bit.

The enable width of the LLOAD signal is specified using LCDLDW<LDW9:0>. It can be set in a range of 0 to 1024 pulses of the LCP0 clock.

The actual enable width is determined depending on the LCDLDDLY<PDT> setting, as shown below.

Enable width =  $\langle LDW9:0 \rangle + 1$  (when  $\langle PDT \rangle = 1$ ,  $\langle LDW9:0 \rangle = 0$  is prohibited) Enable width =  $\langle LDW9:0 \rangle$  (when  $\langle PDT \rangle = 0$ )

LCDLDW Register

LCDLDW (0295H)

LCDHWB8 (0299H)

	7	6	5	4	3	2	1	0
bit Symbol	LDW7	LDW6	LDW5	LDW4	LDW3	LDW2	LDW1	LDW0
Read/Write				V	٧			
After reset	0	0	0	0	0	0	0	0
Function				LLOAD wid	th (bits 7-0)			
	7	6	5	4	3	2	1	0
bit Symbol	O2W9	O2W8	O1W9	O1W8	O0W8	LDW9	LDW8	HSW8
Read/Write				. \	٧			
After reset	0	0	0	0	0	0	0	0
	LGOE2 wid	dth (bits 9-8)	LGOE1 wid	Ith (bits 9-8)	LGOE0	LLOAD wid	th (bits 9-8)	LHSYNC
Function					width			width
					(bit 8)			(bit 8)


When LCDCTL0<LCP0OC>=1, the enable width of the LLOAD signal is shown below.

LLOAD LCDLDDLY<PDT> = 0

LLOAD LCDLDDLY<PDT> = 1


LCP0

LD23-LD0



As shown in the diagram below, delay time of 0 to 127 pulses of the LCP0 clock can be inserted in the LLOAD signal.


Delay time = <LDD6:0>



Note: The delay time for the LLOAD signal is controlled based on LCDLDDLY<PDT>=1. Therefore, even if the delay time is set to"0" with LCDLDDLY<PDT>=0, the LLOAD signal is output with a delay of one LCP0 clock. Be careful about this point.

				LCDLD	DLY Register	r			
		7	6	5	4	3	2	1	0
LCDLDDLY	bit Symbol	PDT	LDD6	LDD5	LDD4	LDD3	LDD2	LDD1	LDD0
(0290H)	Read/Write	R/W				W			
	After reset	0	0	0	0	0	0	0	0
	Function	Data output timing 0: Sync with LLOAD 1: 1 clock later than LLOAD			LLOA	AD delay (bits	6-0)		

The phase of the LLOAD signal can be inverted by the setting of LCDCTL1 <LLDP>.



				LCD Contr	ol 1 Register	•			
		7	6	5	4	3	2	1	0
LCDCTL1	bit Symbol	LCP0P	LHSP	LVSP	LLDP			LVSW1	LVSW0
(0286H)	Read/Write	R/W	R/W	R/W	R/W			R/W	R/W
	After reset	1	0	1	0			0	0
		LCP0	LHSYNC	LVSYNC	LLOAD			LVSYNC	
		phase	phase	phase	phase			enable time	control
	Function							00 : 1 clock o	of LHSYNC
	1 diletion	0: Rising	0: Rising	0: Rising	0: Rising			01:2 clocks	of LHSYNC
		1: Falling	1: Falling	1: Falling	1: Falling			10 : 3 clocks	of LHSYNC
								11 : Reserve	d


## 4. LGOE0 to LGOE2 Signals

The LCDC has three signals (LGOE0 to LGOE2) that can be controlled like the LHSYNC signal. For these signals, the enable width, delay time, and phase timing can be adjusted as shown below.

Signal Name

LCP0

LGOE0 signal LGOE1 signal LGOE2 signal



High width setting

LGOE0: LCP0 clock = 1, 2, 3 ... 512 pulses LGOE1: LCP0 clock = 1, 2, 3 ... 1024 pulses LGOE2: LCP0 clock = 1, 2, 3 ... 1024 pulses

LCDHO0W (0296H)

	7	6	5	4	3	2	1	0				
bit Symbol	O0W7	O0W6	O0W5	O0W4	O0W3	O0W2	O0W1	O0W0				
Read/Write		W										
After reset	0	0	0	0	0	0	0	0				
Function	LGOE0 width (bits 7-0)											

LCDHO1W (0297H)


	7	6	5	4	3	2	1	0			
bit Symbol	O1W7	O1W6	O1W5	O1W4	O1W3	O1W2	O1W1	O1W0			
Read/Write		W									
After reset	0	0	0	0	0	0	0	0			
Function		LGOE1 width (bits 7-0)									

LCDHO2W (0298H)


	7	6	5	4	3	2	1	0			
bit Symbol	O2W7	O2W6	O2W5	O2W4	O2W3	O2W2	O2W1	O2W0			
Read/Write		. W									
After reset	0	0	0	0	0	0	0	0			
Function		LGOE2 width (bits 7-0)									

LCDHWB8 (0299H)

	7	6	5	4	3	2	1	0		
bit Symbol	O2W9	O2W8	O1W9	O1W8	O0W8	LDW9	LDW8	HSW8		
Read/Write	W									
After reset	0	0	0	0	0	0	0	0		
	LGOE2 width (bits 9-8)		LGOE1 width (bits 9-8)		LGOE0	LLOAD width (bits 9-8)		LHSYNC		
Function					width			width		
					(bit 8)			(bit 8)		



		7	6	5	4	3	2	1	0	
LCDO0DLY	bit Symbol	/	OE0D6	OE0D5	OE0D4	OE0D3	OE0D2	OE0D1	OE0D0	
(0291H)	Read/Write	/	W							
	After reset		0	0	0	0	0	0	0	
	Function OE0 delay (bits 6-0)									
		7	6	5	4	3	2	1	0	
LCDO1DLY	bit Symbol	/	OE1D6	OE1D5	OE1D4	OE1D3	OE1D2	OE1D1	OE1D0	
(0292H)	Read/Write	/	W							
	After reset	/	0	0	0	0	0	0	0	
	Function		OE1 delay (bits 6-0)							
		7	6	5	4	3	2	1	0	
LCDO2DLY	bit Symbol		OE2D6	OE2D5	OE2D4	OE2D3	OE2D2	OE2D1	OE2D0	
(0293H)	Read/Write	/	W							
	After reset		0	0	0	0	0	0	0	
	Function		OE2 delay (bits 6-0)							



#### 5. LFR Signal

The LFR (frame) signal is used to control the direction of bias the LCD driver applies on liquid crystal cells. With small screens in monochrome mode, the polarity of the LFR signal is normally inverted in synchronization with each screen display. With large screens or when grayscale or color mode is used, the polarity is inverted at shorter intervals to adjust the display quality.

When LCDCTL0<FRMON>="1" and LCDCTL0<DLS> = "0", the LFR signal is inverted at intervals of "LHSYNC x N" (LHSYNC: internal reference signal with 0 delays). The "N" value is specified in LCDDVM0<FML3:0> and LCDDVM1<FML7:4>.

When <DLS>="0" and <FREDGE>=0, LFR signal synchronous with front edge of LHSYNC signal, and when <DLS>="0" and <FREDGE>=1, LFR signal synchronous with rear edge of LHSYNC signal.


When LCDCTL0<FRMON> is set to "0" to disable the frame divide function, the LFR signal is inverted in synchronization with the LVSYNC period.

Enabling this function does not affect the waveform and timing of the LVSYNC signal. (The refresh rate is not changed.)

Note1: The effect of this function varies with the characteristics of the LCD driver and LCD panel to be used.

Note2: LFR signal delaies synchronous with LHSYNC signal.


Generally, setting a prime number (3, 5, 7, 11, 13 and so on) as the "N" value produces better results.



When LCDCTL0<FRMON>=1 and LCDCTL0<DLS>=1, frame output is inverted at intervals set in LCDDVM0<FML3:0> and the LFR signal is inverted at intervals of "LCP0  $\times$  M". The "M" value is specified in LCDDVM0<FMP7:4>.

When <DLS>="1" LFR signal synchronous with front edge of LHSYNC signal.

So, prohibit to set <FREDGE>=1, always need to set <FREDGE>=0.



Note prohibit to set <FREDGE>=1, always need to set <FREDGE>=0.

LCD Control 0 Register

LCDCTL0 (0285H)

				LCD Contro	i u Register				
		7	6	5	4	3	2	1	0
)	bit Symbol	PIPE	ALL0	FRMON	_		DLS	LCP0OC	START
	Read/Write	R/W	R/W	R/W	R/W		R/W	R/W	R/W
	After reset	0	0	0	0		0	0	0
		PIP	Segment	Frame	Always		LFR signal	LCP0 (Note)	LCDC
		function	data	divide	write "0"		LCP0/line	0: Always	operation
			setting	setting			selection	output	
		0:Disable	0: Normal				0:Line	1: At valid	0: Stop
		1:Enable	1: Always	0: Disable			1:LCP0	data only	1: Start
	Function		output "0"	1: Enable				LLOAD	
								width	
								0: At setting	
								in register	
								1: At valid	
								data only	

Note: When select STN mode, LCP0 is output at valid data only regardless of the setting of <LCP0OC> bit.

Divide FRM 0 Register

LCDDVM0 (0283H)

Bivide i Tivi e register										
	7	6	5	4	3	2	1	0		
bit Symbol	FMP3	FMP2	FMP1	FMP0	FML3	FML2	FML1	FML0		
Read/Write		R/W								
After reset	After reset 0 0 0 0 0 0 0					0	0			
Function	LCP0 DVM (bits 3-0) (M) LHSYNC DVM (bits 3-0) (N)							1)		

LCDDVM1 (0284H)

	7	6	5	4	3	2	1	0
bit Symbol	FMP7	FMP6	FMP5	FMP4	FML7	FML6	FML5	FML4
Read/Write		R/W						
After reset	0	0	0	0	0 0 0 0			0
Function		LCP0 DVM	(bits7-4) (M)		LHSYNC DVM (bits 7-4) (N)			

#### 6. LD Bus

The data to be transferred to the LCD driver is output via a dedicated bus (LD23 to LD0). The output format can be selected according to the input method of the LCD driver to be used.

The LCDC reads data of the size corresponding to the specified LCD size from the display RAM and transfers it to the external LCD driver via the data bus pin dedicated to the LCD. Thus, the LCDC automatically issues a bus request to the CPU (to stop CPU operation) when it needs to read data from the display RAM. The bus occupancy rate of the LCDC varies depending on the display mode and the speed at which data is read from the display RAM.

Display RAM	Bus Width	Valid Data Read Time (f <sub>SYS</sub> clocks/bytes)	Valid Data Read Time t <sub>LRD</sub> (ns/bytes) at f <sub>SYS</sub> = 60 MHz
External SRAM	16-bit	(2 + number of waits) / 2	16.6
Internal RAM	32-bit	**1/4	**4.16
External SDRAM	16-bit	*1/2	*8.33

Note: When SDRAM is used, additional 9 clocks are needed as overhead time for reading each common (line) data. When internal RAM is used, additional 1 clock is needed as overhead time for reading each common (line) data. Additional 1 clock of overhead time is also needed when a change of blocks occur in the internal RAM even if the common (line) remains the same.

The time the CPU stops operating while data for one common (line) is being transferred is defined as  $t_{STOP}$ , which is represented by the following equation:

$$t_{STOP} = (SegNum \times K / 8) \times t_{LRD}$$

SegNum: Number of display segments

K : Number of bits needed for displaying one pixel

Monochrome display	K=1
4-grayscale display	K=2
16-grayscale display	K=4
256-color display	K=8
4096-color display	K=12
65536-color display	K=16
262144-/16777216-color display	K=24

Note: When SDRAM is used, overhead time is added as follows:

$$t_{\text{STOP}} \, [\text{S}] = (\,\, \text{SegNum} \,\, \textbf{x} \,\, \text{K} \, / \, 8 \,\,) \times t_{\text{LRD}} \, + ((1 \, / \, f_{\text{SYS}} \,\,) \times 8 \,\,)$$

The bus occupancy rate indicates the proportion of the one common (line) update time  $t_{LP}$  occupied by  $t_{STOP}$  and is calculated by the following equation:

CPU bus occupancy rate =  $t_{STOP}$  [s] / LHSYNC [s: period]

Memory Map Image and Data Output in Each Display Mode




Figure 3.19.2 Memory Map Image and Data Output in STN Monochrome/4-Grayscale Mode

LD7


15-14 → 31-30 ...


#### STN 16-grayscale (1-pixel display data = 4-bit memory data) Display Memory Address 0 Address 1 Address 2 Address 3 LSB D0 MSB D31 28 29 30 31 0 1 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 Address 4 Address 5 Address 6 Address 7 LSB D0 MSB D31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 LD Bus Output 8-bit type LD0 3-0 → 35-32 ... LD1 7-4 → 39-36 ... LD2 11-8 → 43-40 ... LD3 15-12 → 47-44 ... LD4 19-16 → 51-48 ... LD5 23-20 → 55-52 ... LD6 27-24 → 59-56 ...

Figure 3.19.3 Memory Map Image and Data Output in STN 8-/16-Grayscale Mode

LD7

 $31-28 \rightarrow 63-60 \dots$ 





LD Bus Output 8-bit type LD0 5-0  $\rightarrow$  53-48 LD1 11-6  $\rightarrow$  59-54 LD2 17-12  $\rightarrow$  65-60 LD3 23-18  $\rightarrow$  71-66 29-24 LD4  $\rightarrow$  77-72 35-30 LD5  $\rightarrow$  83-78 LD6 41-36  $\rightarrow$  89-84 LD7 47-42  $\rightarrow$  95-90

Figure 3.19.4 Memory Map Image and Data Output in STN 64-Grayscale Mode




Figure 3.19.5 Memory Map Image and Data Output in STN 256-Color Mode




Figure 3.19.6 Memory Map Image and Data Output in STN 4096-Color Mode

TFT 256-color (1-pixel display data = 8-bit memory data (R: 3 bits, G: 3 bits, B: 2 bits) Display Memory






Figure 3.19.7 Memory Map Image and Data Output in TFT 256-Color Mode





```
12-bit TFT
         0(R0) \rightarrow 12(R1) ...
LD0
LD1
         1(R0) \rightarrow 13(R1) ...
LD2
         2(R0) \rightarrow 14(R1) ...
LD3
         3(R0) \rightarrow 15(R1) ...
         4(G0) \rightarrow 16(G1) \dots
LD4
         5(G0) \rightarrow 17(G1) \dots
LD5
LD6
         6(G0) \rightarrow 18(G1) ...
         7(G0) \rightarrow 19(G1) \dots
LD7
         8(B0) \rightarrow 20(B1) ...
LD8
         9(B0) \rightarrow 21(B1) ...
LD9
LD10 10(B0) \rightarrow 22(B1) ...
LD11 11(B0) \rightarrow 23(B1) ...
```

Figure 3.19.8 Memory Map Image and Data Output in TFT 4096-Color Mode

TOSHIBA





Figure 3.19.9 Memory Map Image and Data Output in TFT 65536-Color Mode

TFT 262144-/16777216-color (24 bpp: R: 8 bits, G: 8 bits, B: 8 bits)



Note: The display RAM data format for 18 bpp is the same as that for 24 bpp. When 18 bpp is used, the least significant bit should be disabled by port setting.

Figure 3.19.10 Memory Map Image and Data Output in TFT 262144-/16777216-Color Mode

#### 7. LDIV Signal

The <LDINV> and <AUTOINV> bits of the LCDMODE1 register are used to control the LDIV signal as well as data output. The LDIV signal indicates the inversion of all the LD bus signals.

When LCDMODE1<LDINV>=1, all display data is forcefully inverted and the LDIV signal is also driven high. When LCDMODE1<AUTOINV>=1, the data that has just been transferred and the data to be transferred next are compared. If there are more changed bits than unchanged bits (for example, 7 or more bits are changed when using a 12-bit bus, and 5 or more bits are changed when using a 8-bit bus), the data is inverted and the LDIV signal is also driven high. This function can be used with TFT source drivers having the data inversion function to reduce radiated noise and power consumption due to high-speed data inversion.


If <LDINV> and <AUTOINV> are both set to "1" at the same time, <LDINV> is given priority and <AUTOINV> is disabled.

#### 3.19.4 Interrupt Function

The LCDC has two types of interrupts.

One is generated synchronous with the LLOAD signal and the other is generated synchronous with the LLOAD signal that is output immediately after the LVSYNC signal.

LCDMODE1<INTMODE> is used to switch between these two types of interrupts.



When LCDMODE1<INTMODE>=0, an interrupt request is generated at the start of each VRAM read before the LLOAD generates (once in each LLOAD period).

When LCDMODE1<INTMODE>=1, an interrupt request is generated at the start of VRAM read before the first LLOAD generates (once in each LVSYNC period).

\*\*The interrupt request generates when reading the data from VRAM at once. Since reading from VRAM is executed by DMA with bus request to the CPU, DMA operation is given priority. Thus CPU accepts interrupt immediately after reading the data from VRAM.

LCDMODE1 (0281H)

	LCDMODE1 Register								
	7	6	5	4	3	2	1	0	
bit Symbol	LDC2	LDC1	LDC0	LDINV	AUTOINV	INTMODE	FREDGE	SCPW2	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	W	W	
After reset	0	0	0	0	0	0	0	0	
Function	(Supported only)	Data rotation function (Supported for 64K-color: 16 bps only) 000: Normal 100: 90-degree			Auto bus inversion  0: Disable	Interrupt selection 0:LLOAD	LFR edge  0: LHSYNC Front Edge	LD bus Trance Speed	
T direction	001: Horizontal flip 101: Reserved 010: Vertical flip 110: Reserved 011: Vertical & 111: Reserved horizontal flip			1: Invert	1: Enable (Valid only for TFT)	1:LVSYNC	1:LHSYNC Rear Edge	0: normal 1: 1/3	

Note: The LCDMODE1<INTMODE> setting must not be changed while the LCDC is operating. Be sure to set LCDCTL0<START> to "0" to stop the LCDC operation before changing the interrupt setting.

**TOSHIBA** 


## 3.19.5 Special Functions

#### 3.19.5.1 PIP (Picture in Picture) Function

The TMP92CZ26A includes a PIP (Picture in Picture) function that allows a different screen to be displayed over the screen currently being displayed on the LCD.

The PIP function manages the address space of display memory by dividing it into "main screen" and "sub screen". For the main screen, the display size and start address are specified as in the case of the normal screen display. For the sub screen, the display size and start address are also specified for determining the position and size of the sub screen.

When the HOT point (upper-left corner) and segment/common size are set for the sub screen and the PIP function is enabled by setting LCDCTL0 <PIPE> to "1", the sub screen is displayed over the main screen.



The table below shows the HOT point locations that can be specified.

	*VRAM Access	HOT_Point(Y_dir)	HOT_Point(X_dir)
Monochrome display	16bit	In units of 16 dots	
	32bit	In units of 32 dots	
4-grayscale display	16bit	In units of 8 dots	
	32bit	In units of 16 dots	
16-grayscale display	16bit	In units of 4 dots	
	32bit	In units of 8 dots	
64-grayscale display	16bit	In units of 8 dots	
	32bit	In units of 16 dots	
256-color display	16bit	In units of 2 dots	In units of
	32bit	In units of 4 dots	1 line
4K-color display	16bit	In units of 4 dots	
	32bit	In units of 8 dots	
64K-color display	16bit	In units of 1 dots	
	32bit	In units of 2 dots	
STN	16bit	In units of 8 dots	
256K-color display	32bit	In units of 16 dots	
TFT	16bit	In units of 2 dots	
256k/16M-color display	32bit	In units of 4 dots	

Note 1: The "VRAM Access" colomn shows the bus size for accessing the display RAM. When external RAM is used, the bus size depends on the bit width of the external RAM to be used. When the internal RAM is used VRAM is always accessed via a 32-bit bus.

Note 2: The same RAM must be used for both the main and sub areas.

The table below shows the HOT point segment and common sizes that can be specified.

•	*VRAM Access	Segm	nent size	Common size
		Minimum size	units	
Monochrome display	16bit	32 dots	In units of 16 dots	
	32bit	64 dots	In units of 32 dots	
4-grayscale display	16bit	16 dots	In units of 8 dots	
	32bit	32 dots	In units of 16 dots	
16-grayscale display	16bit	8 dots	In units of 4 dots	
	32bit	16 dots	In units of 8 dots	
64-grayscale display	16bit	16 dots	In units of 8 dots	
	32bit	32 dots	In units of 16 dots	
256-color display	16bit	4 dots	In units of 2 dots	In units of
	32bit	8 dots	In units of 4 dots	1 line
4K-color display	16bit	8 dots	In units of 4 dots	
	32bit	16 dots	In units of 8 dots	
64K-color display	16bit	2 dots	In units of 1 dots	
	32bit	4 dots	In units of 2 dots	
STN	16bit	16 dots	In units of 8 dots	
256K-color display	32bit	32 dots	In units of 16 dots	
TFT	16bit	4 dots	In units of 2 dots	
256k/16M-color display	32bit	8 dots	In units of 4 dots	

	LCD Main Area Start Address Register												
		7	6	5	4	3	2	1	0				
LSAML	bit Symbol	LMSA7	LMSA6	LMSA5	LMSA4	LMSA3	LMSA2	LMSA1					
(02A0H)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
	After reset	0	0	0	0	0	0	0					
	Function		LCD main area start address (A7-A0)										
		7	6	5	4	3	2	1	0				
LSAMM	bit Symbol	LMSA15	LMSA14	LMSA13	LMSA12	LMSA11	LMSA10	LMSA9	LMSA8				
(02A1H)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
	After reset	0	0	0	0	0	0	0	0				
	Function	LCD main area start address (A15-A8)											
		7	6	5	4	3	2	1	0				
LSAMH	bit Symbol	LMSA23	LMSA22	LMSA21	LMSA20	LMSA19	LMSA18	LMSA17	LMSA16				
(02A2H)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
	After reset	0	1	0	0	0	0	0	0				
	Function			LCD ma	in area start	address (A2	3-A16)						

LCD Sub Area Start Address Register 7 6 5 2 0 4 1 LSASL bit Symbol LSSA7 LSSA6 LSSA5 LSSA4 LSSA3 LSSA2 LSSA1 (02A4H) R/W R/W R/W R/W R/W R/W R/W Read/Write After reset 0 0 0 0 0 0 0 Function LCD sub area start address (A7-A1) 7 5 2 0 6 3 1 LSASM LSSA15 LSSA14 LSSA13 LSSA12 LSSA11 LSSA10 LSSA9 LSSA8 bit Symbol (02A5H) Read/Write R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 After reset 0 Function LCD sub area start address (A15-A8) 7 6 5 4 3 2 1 0 LSASH LSSA21 LSSA17 LSSA23 LSSA22 LSSA20 LSSA19 LSSA18 LSSA16 bit Symbol (02A6H) Read/Write R/W R/W R/W R/W R/W R/W R/W R/W After reset 1 0 0 0 Function LCD sub area start address (A23-A16)

LCD Sub Area HOT Point Register (X-dir) 7 6 2 1 0 **LSAHX** bit Symbol SAH7 SAH6 SAH5 SAH4 SAH3 SAH2 SAH1 SAH0 (02A8H)Read/Write R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 After reset 0 0 0 LCD sub area HOT point (7-0) Function 7 6 5 2 0 3 (02A9H) bit Symbol SAH9 SAH8 Read/Write R/W R/W After reset 0 Function LCD sub area HOT point (9-8) LCD Sub Area HOT Point Register (Y-dir) 6 2 7 0 LSAHY SAHY7 SAHY6 SAHY5 SAHY4 SAHY3 SAHY2 SAHY1 SAHY0 bit Symbol (02AAH) R/W R/W R/W R/W Read/Write R/W R/W R/W R/W After reset 0 0 0 0 0

(02ABH)

Function LCD sub area HOT point (7-0) 6 5 2 0 7 3 SAHY8 bit Symbol Read/Write R/W After reset 0 LCD sub area HOT **Function** point (9-8)

Note: The HOT point should be set in units of the specified number of dots, which is determined by the display color mode and display RAM access data bus width.

LCD Sub Area Display Segment Size Register

**LSASS** (02ACH)

	7	6	5	4	3	2	1	0
bit Symbol	SAS7	SAS6	SAS5	SAS4	SAS3	SAS2	SAS1	SAS0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0
Function			LCD	sub area se	gment size (7	7-0)		
	7	6	5	4	3	2	1	0
bit Symbol							SAS9	SAS8
	_	_	_	_			0,100	O, 100
Read/Write						$\left  \right  $	R/W	R/W

(02ADH)

**Function** 

Note: The segment size should be set in units of the specified number of dots, which is determined by the display color mode and display RAM access data bus width.

LCD sub area segment size (9-8)

LCD Sub Area Display Common Size Register

LSACS (02AEH)

(02AFH)

	7	6	5	4	3	2	1	0
bit Symbol	SAC7	SAC6	SAC5	SAC4	SAC3	SAC2	SAC1	SAC0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0
Function	LCD sub area common size (7-0)							
	7	6	5	4	3	2	1	0
bit Symbol								SAC8
Read/Write								R/W
After reset								0
Function	LCD sub area common size (8)							

Note: The common size should be set in units of 1 line.

#### 3.19.5.2 Display Data Rotation Function


When display RAM data is output to the LCD driver (LCDD), the data output direction can be automatically rotated by hardware to meet the specifications of the LCDD (or LCD module) to be used.

Item	Vertical/Horizontal Flip Function	90-Degree Rotation Function		
Display size	320 × 240	320×240 240 × 320		
Color mode	64K colors (16 bpp)	64K colors (16 bpp)		
Supported LCDD	TFT, STN	TFT, STN		
Display RAM	Internal RAM, external SRAM	Internal RAM, external SRAM		

1. Horizontal and Vertical Flip Function



Display RAM image




The display RAM image shown above uses the data scan method for the normal display screen so that data is read from the display RAM and written to the LCDD from left to right and top to bottom.

The data on the LCD screen appears as "horizontally flipped" if data is read from the display RAM from left to right and top to bottom and written to the LCDD from right to left and top to bottom.


Likewise, the data on the LCD screen appears as "vertically flipped" if data is written to the LCDD from left to right and bottom to top, or as "horizontally and vertically flipped" if the data is written to the LCDD from right to left and bottom to top.

The horizontal and vertical flip function enables the output of display data to meet the specifications of each LCDD without the need to rearrange the display RAM data. In other words, the screen display can be flipped horizontally and vertically without the need to rewrite the display RAM data.

# 2. 90-Degree Rotation Function



Display RAM Image (QVGA 320×240)





Portrait-type QVGA (240×320) (when this function is used)

The display RAM image above shows typical data of QVGA size (320 segments  $\times$  240 commons: landscape type). If the LCDD to be used is of landscape type, the data can be written to the LCDD without any problem.

If the LCDD to be used is of portrait type (240 segments  $\times$  320 commons), the data cannot be displayed properly.

This function enables the orientation of each display image to be rotated 90 degrees without the need to change the display RAM data.

# 3. Setting Method

The <LDC2:0> bits in the LCDMODE1 register are used to set the display data rotation function.

LCDMODE1 (0281H)

	7	6	LCDMODI 5	4	3	2	1	0
	,	0	0		J			0
bit Symbol	LDC2	LDC1	LDC0	LDINV	AUTOINV	INTMODE	FREDGE	SCPW2
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	W	W
After reset	0	0	0	0	0	0	0	0
	Data rotation	n function		LD bus	Auto bus	Interrupt	LFR edge	LD bus
	(Supported for 64K-color: 16 bps			inversion	inversion	selection		Trance
	only)						0: LHSYNC	Speed
Function	000: Normal	100: 9	0-degree	0: Normal	0: Disable	0:LLOAD	Front Edge	
Function	001: Horizontal flip 101: Reserved			1: Invert	1: Enable	1:LVSYNC	1:LHSYNC	0: normal
	010: Vertical flip 110: Reserved				(Valid for		Rear Edge	1: 1/3
	011: Horizor	ntal and ver	tical flip		TFT only)			
		111: R	Reserved					

Note: The <LDC2:0> setting must not be changed while the LCDC is operating. Be sure to set LCDCTL0<START> to "0" to stop the LCDC operation before changing <LDC2:0>.

When the horizontal and vertical flip function or 90-degree rotation function is used, the display RAM start address of main/sub area should be set differently from when in normal mode, as shown in the table below.

Mode	Setting Point	Display RAM Start Address		
		Setting Example		
Normal	Point A	00000h		
90-degree rotation	Point B	257FEh		
Horizontal flip	Point A	00000h		
Vertical flip	Point B	257FEh		
Horizontal and vertical flip	Point B	257FEh		

How to calculate the point B address:

 $(320 \times 240 \times 16/8) - 2 = 153600 - 2$ 

= 153598 [decimal]

= 257FE [hex]



Display RAM Image (QVGA 320 × 240)


# 3.19.5.3 Considerations for Using the LCDC

If the operation mode is changed while the LCDC is operating, a maximum of one frame may not be displayed properly. Although this degree of disturbance does not normally pose any problem (e.g. no response on LCD, display not visible to human eyes), the actual operation largely depends on the conditions such as the LCD driver, LCD panel, and frame frequency to be used. It is therefore recommended that operation checks be performed under the actual conditions.

- 2 . The LCDMODE1<LDC2:0> setting must not be changed while the LCDC is operating. Be sure to set LCDCTL0<START> to "0" to stop the LCDC operation before changing <LDC2:0>.
- 3. The LCDC obtains the bus from the CPU when it has some operation to perform. Since the TMP92CZ26A includes other units that act as bus masters such as HDMA and SDRAMC, it is necessary to estimate the bus occupancy rate of each bus master in advance. For details, see the chapter on HDMA.

## 3.19.6 Setting Example


• STN



Note: The LCD drive power for LCD display must be supplied from an external circuit.

Figure 3.19.11 STN-Type LCD Driver Connection Example

## TFT



Note: The LCD drive power for LCD display must be supplied from and external circuit.

Figure 3.19.12 TFT-Type LCD Driver Connection Example

# 3.20 Touch Screen Interface (TSI)

The TMP92CZ26A has an interface for 4-terminal resistor network touch-screen.

This interface supports two procedures: an X/Y position measurement and touch detection.

Each procedure is performed by setting the TSI control register (TSICR0 and TSICR1) and using an internal AD converter.

#### 3.20.1 Touch-Screen Interface Module Internal/External Connection




Figure 3.20.1External connection of TSI




Figure 3.20.2 Internal block diagram of TSI

# 3.20.2 Touch Screen Interface (TSI) Control Register

TSI control register

TSICR0 (01F0H)

		r		ſ					
		7	6	5	4	3	2	1	0
)	bit Symbol	TSI7	INGE	PTST	TWIEN	PYEN	PXEN	MYEN	MXEN
	Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W
,	After reset	0	0	0	0	0	0	0	0
		0: Disable	Input gate	Detection	INT4	SPY	SPX	SMY	SMX
		1: Enable	control of	condition	interrupt	0: OFF	0: OFF	0: OFF	0:OFF
	Function		Port 96,97	0: no	control	1 : ON	1 : ON	1 : ON	1 : ON
			0: Enable	touch	0: Disable				
			1: Disable	1: touch	1: Enable				

PXD (internal pull-down resistor) ON/OFF setting

<pre><pxen> <tsi7></tsi7></pxen></pre>	0	1
0	OFF	OFF
1	ON	OFF

De-bounce time setting register

TSICR1 (01F1H)

	De bouriee time setting register										
		7	6	5	4	3	2	1	0		
ì	bit Symbol	DBC7	DB1024	DB256	DB64	DB8	DB4	DB2	DB1		
)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
<b>'</b>	After reset	0	0	0	0	0	0	0	0		
	0: Di	0: Disable	1024	256	64	8	4	2	1		
	Function	1: Enable	De-bounce time is set by "(N*64-16) / fsys"-formula.								
			"N" is sum of number which is set to "1" in bit6 to bit 0. Note3:								

Note1: Since an internal clock is used for de-bounce circuit, when IDLE1, STOP mode or PCM condition, the de-bounce circuit don't operate and also interrupt which through this circuit is not generated. When IDLE1, STOP mode or PCM condition, set this circuit to disable (Write "0" to TSICR1<DBC7>) before entering HALT state. If de-bounce time is set to "0", signal is received after counting the 6-system clock (fSYS) from the condition that this circuit is set to disable.

Note2: During converting the analog input-data by using AD converter, the current flow to the normal C-MOS input-gate.

Therefore, provide its current by setting TSICR0<INGE>.If the middle voltage is inputted, cut the input-signal to C-MOS logic (P96,P97) by settig this bit.

Note3: TSICR0<PTST> is that confirming initial pen-touch. When the input-signal to C-MOS logic is blocked by TSICR0<INGE>, this bit is always "1". Please be careful.

Ex:

TSICR1=95H  $\rightarrow$ N = 64 + 4 + 1 = 69

#### 3.20.3 Touch detection procedure

A Touch detection procedure shows procedure until a pen is touched by the screen and it is detected.

By touching, TSI generates interrupt (INT4) and this procedure will terminate. After an X/Y position measuring procedure is terminated, return to this procedure and wait for next touch.

When touch is waiting, set SPY-switch to ON, and set other 3 switches (SMY, SPX and SMX) to OFF. The pull-down resistor that is connected to P96/INT4/PX pin is set to ON.

During waiting a touch, the internal resistors of X and Y-direction are not connected. Therefore, P96/INT4/PX pin's level is set to Low by internal pull-down register (PXD) and INT4 isn't generated.

When pen was touched, the internal resistors of X and Y-direction are connected. Therefore, P96/INT4/PX pin's level is set to High by internal pull-down register (PXD) and INT4 is generated.

And the de-bounce-circuit is prepared for avoiding that INT4 of plural times generate by one-time touch. When de-bounce-time is set to TSICR1 register, the pulse of time less than its time is ignored.

The circuit detects the rising of signal, counts-up the time of the counter which is set, after count, receive the signal internal. During counting, when the signal is set to Low, counter is cleared. And the state become to state of waiting a rising edge.




Figure 3.20.3 Block diagram of de-bounce circuit




Figure 3.20.4 Timing diagram of de-bounce circuit

# 3.20.4 X/Y position measuring procedure

In the INT4 routine, execute an X/Y position measuring procedure like below.

<X position measurement>

At first, set both SPX, SMX-switches to ON, and set SPY, SMY-switches to OFF.

By this setting, analog-voltage which shows the X-position will be inputted to PG3/MY/AN3 pin.

The X-position can be measured by converting this voltage to digital code with AD converter.

< Y position measurement>

Next, set both SPY, SMY-switches to ON, and set SPX, SMX-switches to OFF.

By this setting, analog-voltage that shows the Y-position will be inputted to PG2/MX/AN2 pin.

The Y-position can be measured by converting this voltage to digital code with AD converter.

The above analog-voltage that is inputted to AN3 or AN2-pin can be calculated. It is a ratio between resistance-value in TMP92CZ26A and resistance-value in touch screen shown in Figure 3.20.5.

Therefore, if the pen touches a corner area on touch screen, analog-voltage will not be to 3.3V or 0.0V. As a notice, since each resistor has an uneven, consider about it. And it is recommended that an average code among a few times AD conversion will be adopted as a correct code.





Figure 3.20.5 Calculation analog voltage

#### 3.20.5 Flow chart for TSI

# (1) Touch Detection Procedure

## Main Routine:



# (2) X/Y Position Measurement Procedure

# **INT4** Routine:




Figure 3.20.6 Flow chart for TSI

Following pages explain each circuit condition of (a), (b) and (c) in above flow chart.


# (a) Main routine (condition of waiting INT4 interrupt)

(p9fc)<P96F>, <P97F>= "1" : Set P96 to int4/PX, set P97 to PY

(inte34) : Set interrupt level of INT4

(tsicr0)=98h : Pull-down resistor on, SPY on, Interrupt-set<TWIEN>

ei : Enable interrupt



# (b) X position measurement (Start AD conversion)

(tsicr0)=c5h : Set SMX, SPX to ON. Set the input gate of P97, P96 to OFF.

(admod1)=b0h : Set to AN3.


(admod0)=08h : Start AD conversion.

#### TMP92CZ26A Touch screen control AVCC **PXEN** Dec. PYEN SPY MXEN (PY/P97) MYEN PTST **←→** Touch Screen INT4 Internal data bus PX/P96/INT4) TSI7 PXD (typ.50kΩ) (MY/PG3) AD Converter AN3 MX/PG2) AN2 AVCC SMY **AVSS** ON VREFH VREFH **VREFL VREFL** AVSS

# $(c) \quad Y \ position \ measurement (Start \ AD \ conversion)$

(tsicr0)=cah : Set SMX, SPX to ON. Set the input gate of P97, P96 to OFF.

(admod1)=a0h : Set to AN2. (admod0)=08h : Start AD conversion.



3.20.6 Note

#### 1. De-bounce circuit

The system clock of CPU is used in de-bounce circuit. Therefore, de-bounce circuit is not operated when clock is not supplied to CPU (IDLE1, STOP mode or PCM mode). And, an interrupt which through the de-bounce circuit is not generated.

When started from IDLE1, STOP or PCM mode by using TSI, set the de-bounce circuit to disable before a condition become to HALT or PCM mode. (TSICR1<DBC7>="0")

## 2. Port setting

During conversion the middle voltage of 0V~AVcc by using AD converter, the middle voltage is inputted to a normal C-MOS input-gate (P96 and P97), too.

Therefore, provide the flow current for P96 and P97 by using TSICR0<INGE>. In this case (TSICR0<INGE>="1"), when the input to C-MOS logic is cut, TSICR0<PTST> for confirming a first pen touch is always set to "1". Please be careful.

# 3.21 Real time clock (RTC)

### 3.21.1 Function description for RTC

- 1) Clock function (hour, minute, second)
- 2) Calendar function (month and day, day of the week, and leap year)
- 3) 24 or 12-hour (AM/PM) clock function
- 4) +/- 30 second adjustment function (by software)
- 5) Alarm function (Alarm output)
- 6) Alarm interrupt generate

## 3.21.2 Block diagram




Figure 3.21.1 RTC block diagram

#### Note1: The Christian era year column:

This product has year column toward only lower two columns. Therefore the next year in 99 works as 00 years. In system to use it, please manage upper two columns with the system side when handle year column in the Christian era.

#### Note2: Leap year:

A leap year is the year, which is divisible with 4, but the year, which there is exception, and is divisible with 100, is not a leap year. However, the year is divisible with 400, is a leap year. But there is not this product for the correspondence to the above exception. Because there are only with the year that is divisible with 4 as a leap year, please cope with the system side if this function is problem.

# 3.21.3 Control registers

Table 3.21.1 PAGE 0 (Timer function) registers

Symbol	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Function	Read/Write
SECR	1320H		40 sec	20 sec	10 sec	8 sec	4 sec	2 sec	1 sec	Second column	R/W
MINR	1321H	/	40 min	20 min	10 min	8 min	4 min	2 min	1 min	Minute column	R/W
HOURR	1322H			20 hours/ PM/AM	10 hours	8 hours	4 hours	2 hours	1 hour	Hour column	R/W
DAYR	1323H						W2	W1	WO	Day of the week column	R/W
DATER	1324H			Day 20	Day 10	Day 8	Day 4	Day 2	Day 1	Day column	R/W
MONTHR	1325H	/			Oct.	Aug.	Apr.	Feb.	Jan.	Month column	R/W
YEARR	1326H	Year 80	Year 40	Year 20	Year 10	Year 8	Year 4	Year 2	Year 1	Year column (Lower two columns)	R/W
PAGER	1327H	Interrupt enable			Adjustment function	Clock enable	Alarm enable		PAGE setting	PAGE register	W, R/W
RESTR	1328H	1Hz enable	16Hz enable	Clock reset	Alarm reset	Always write "0"			Reset register	W only	

Note: As for SECR, MINR, HOURR, DAYR, MONTHR, YEARR of PAGE0, current state is read read it.

Table 3.21.2 PAGE1 (Alarm function) registers

Symbol	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Function	Read/Write
SECR	1320H										R/W
MINR	1321H		40 min	20 min	10 min	8 min	4 min	2 min	1 min	Minute column	R/W
HOURR	1322H			20 hours/ PM/AM	10 hours	8 hours	4 hours	2 hours	1 hour	Hour column	R/W
DAYR	1323H						W2	W1	WO	Day of the week column	R/W
DATER	1324H			Day 20	Day 10	Day 8	Day 4	Day 2	Day 1	Day column	R/W
MONTHR	1325H								24/12	24-hour clock mode	R/W
YEARR	1326H							LEAP1	LEAP0	Leap-year mode	R/W
PAGER	1327H	Interrupt enable			Adjustment function	Clock enable	Alarm enable		PAGE setting	PAGE register	W, R/W
RESTR	1328H	1Hz enable	16Hz enable	Clock reset	Alarm reset	Always write "0"			Reset register	W only	

Note: As for SECR, MINR, HOURR, DAYR, MONTHR, YEARR of PAGE1, current state is read read it.

# 3.21.4 Detailed explanation of control register

RTC is not initialized by reset. Therefore, all registers must be initialized at the beginning of the program.

# (1) Second column register (for PAGE0 only)

SECR (1320H) Bit symbol

Read/Write After reset

Function

7	6	5	4		3		2	1	0
	SE6	SE5	SE4	1	SE3		SE2	SE1	SE0
			•	•	R/W				
				Uı	ndefined				
"0" is read.	40 sec.	20 sec.	10 se		8 sec. column		4 sec.	2 sec.	1 sec.
	column	column	column column			(	column	column	column
	0	0	0	0	0		0	0	0 sec
	0	0	0	0	0		0	1	1 sec
	0	0	0	0	0		1	0	2 sec
	0	0	0	0	0		1	1	3 sec
	0	0	0	0	1		0	0	4 sec
	0	0	0	0	1		0	1	5 sec
	0	0	0	0	1		1	0	6 sec
	0	0	0	0	1		1	1	7 sec
	0	0	0	1	0		0	0	8 sec
	0	0	0	1	0		0	1	9 sec
	0	0	1	0	0		0	0	10 sec
				:					
	0	0	1	1	0		0	1	19 sec
	0	1	0	0	0		0	0	20 sec
				:					
	0	1	0	1	0		0	1	29 sec
	0	1	1	0	0		0	0	30 sec
	0	1	1	1	0		0	1	39 sec
	1	0	0	0	0		0	0	40 sec
	,		-	:					
	1	0	0	1	0		0	1	49 sec
	1	0	1	0	0		0	0	50 sec

Note: Do not set the data other than showing above.

0

0

1

59 sec

# (2) Minute column register (for PAGE0/1)

MINR (1321H)

		0	-	-				
	7	6	5	4	3	2	1	0
Bit symbol		MI6	MI5	MI4	MI3	MI2	MI1	MIO
Read/Write					R/W			
After reset					Undefined			
Function	"0" is read.	40 min, column	20 min, column	10 min, column	8 min, column	4 min, column	2 min, column	1 min, column

0	0	0	0	0	0	0	0 min			
0	0	0	0	0	0	1	1 min			
0	0	0	0	0	1	0	2 min			
0	0	0	0	0	1	1	3 min			
0	0	0	0	1	0	0	4 min			
0	0	0	0	1	0	1	5 min			
0	0	0	0	1	1	0	6 min			
0	0	0	0	1	1	1	7 min			
0	0	0	1	0	0	0	8 min			
0	0	0	1	0	0	1	9 min			
0	0	1	0	0	0	0	10 min			
:										
0	0	1	1	0	0	1	19 min			
0	1	0	0	0	0	0	20 min			
			:							
0	1	0	1	0	0	1	29 min			
0	1	1	0	0	0	0	30 min			
			•							
0	1	1	1	0	0	1	39 min			
1	0	0	0	0	0	0	40 min			
			•							
1	0	0	1	0	0	1	49 min			
1	0	1	0	0	0	0	50 min			
			:							
1	0	1	1	0	0	1	59 min			

Note: Do not set the data other than showing above.

# (3) Hour column register (for PAGE0/1)

# 1. In case of 24-hour clock mode (MONTHR<MO0>= "1")

HOURR (1322H)

	7	6	5	4	3	2	1	0
Bit symbol			HO5	HO4	HO3	HO2	HO1	HO0
Read/Write					R/	W		
After reset			Undefined					
Function	"0" is	read.	20 hour column	10 hour column	8 hour column	4 hour column	2 hour column	1 hour column

0	0	0	0	0	0	0 o'clock				
0	0	0	0	0	1	1 o'clock				
0	0	0	0	1	0	2 o'clock				
		:								
0	0	1	0	0	0	8 o'clock				
0	0	1	0	0	1	9 o'clock				
0	1	0	0	0	0	10 o'clock				
		:								
0	1	1	0	0	1	19 o'clock				
1	0	0	0	0	0	20 o'clock				
:										
1	0	0	0	1	1	23 時				

Note: Do not set the data other than showing above.

# 2. In case of 24-hour clock mode (MONTHR<MO0>= "0")

HOURR (1322H)

	7	6	5	4	3	2	1	0
Bit symbol			HO5	HO4	HO3	HO2	HO1	HO0
Read/Write					R/	W		
After reset			Undefined					
Function	"0" is	read.	PM/AM	10 hour column	8 hour column	4 hour column	2 hour column	1 hour column

0	0	0	0	0	0	0 o'clock (AM)
0	0	0	0	0	1	1 o'clock
0	0	0	0	1	0	2 o'clock
			:			
0	0	1	0	0	1	9 o'clock
0	1	0	0	0	0	10 o'clock
0	1	0	0	0	1	11 o'clock
1	0	0	0	0	0	0 o'clock (PM)
1	0	0	0	0	1	1 o'clock

Note: Do not set the data other than showing above.

# (4) Day of the week column register (for PAGEO/1)

DAYR (1323H)

	7	6	5	4	3	2	1	0	
Bit symbol						WE2	WE1	WE0	
Read/Write						R/W			
After reset					Undefined				
Function			"0" is read.	W2	W1	W0			

0	0	0	Sunday
0	0	1	Monday
0	1	0	Tuesday
0	1	1	Wednesday
1	0	0	Thursday
1	0	1	Friday
1	1	0	Saturday

Note: Do not set the data other than showing above.

# (5) 日桁レジスタ (PAGE0/1)

DATER (1324H)

	7	6	5	4	3	2	1	0	
Bit symbol			DA5	DA4	DA3	DA2	DA1	DA0	
Read/Write			R/W						
After reset			Undefined						
Function	"0" is read.		Day 20	Day 10	Day 8	Day 4	Day 2	Day 1	

0	0	0	0	0	0	0
0	0	0	0	0	1	1st day
0	0	0	0	1	0	2nd day
0	0	0	0	1	1	3rd day
0	0	0	1	0	0	4th day
		:				
0	0	1	0	0	1	9th day
0	1	0	0	0	0	10th day
0	1	0	0	0	1	11th day
		:				
0	1	1	0	0	1	19th day
1	0	0	0	0	0	20th day
		:				
1	0	1	0	0	1	29th day
1	1	0	0	0	0	30th day
1	1	0	0	0	1	31st day

Note1: Do not set the data other than showing above.

Note2: Do not set the day which is not existed. (ex: 30<sup>th</sup> Feb)

# (6) Month column register (for PAGE0 only)

MONTHR (1325H)

	7	6	5	4	3	2	1	0
Bit symbol				MO4	MO4	MO2	MO1	MO0
Read/Write						R/W		
After reset						Undefined		
Function		"0" is read.		10 months	8 months	4 months	2 months	1 month

0	0	0	0	1	January
0	0	0	1	0	February
0	0	0	1	1	March
0	0	1	0	0	April
0	0	1	0	1	May
0	0	1	1	0	June
0	0	1	1	1	July
0	1	0	0	0	August
0	1	0	0	1	September
1	0	0	0	0	October
1	0	0	0	1	November
1	0	0	1	0	December

Note: Do not set the data other than showing above.

# (7) Select 24-hour clock or 12-hour clock (for PAGE1 only)

MONTHR (1325H)

	7	6	5	4	3	2	1	0		
Bit symbol								MO0		
Read/Write								R/W		
After reset								Undefined		
Function		"O" in road								
	"0" is read.									

# (8) Year column register (for PAGE0 only)

YEARR (1326H)

	7	6	5	4	3	2	1	0		
Bit symbol	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0		
Read/Write		R/W Undefined								
After reset										
Function	80 Years	40 Years	20 Years	10 Years	8 Years	4 Years	2 Years	1 Year		

1	0	0	1	1	0	0	1	99 years			
0	0	0	0	0	0	0	0	00 years			
0	0	0	0	0	0	0	1	01 years			
0	0	0	0	0	0	1	0	02 years			
0	0	0	0	0	0	1	1	03 years			
0	0	0	0	0	1	0	0	04 years			
0	0	0	0	0	1	0	1	05 years			
	:										
1	0	0	1	1	0	0	1	99 years			

Note: Do not set the data other than showing above.

# (9) Leap-year register (for PAGE1 only)

YEARR (1326H)

	7	6	5	4	3	2	1	0	
Bit symbol							LEAP1	LEAP0	
Read/Write							R/W		
After reset							Undefined		
Function							00: leap-year		
			"0" ic	read.			01: one year after leap-year		
					10: two year	ars after leap-year			
			11: three years after leap-year						

0	0	Current year is leap-year
0	1	Current is next year of a leap year
1	0	Current is two years of a leap year
1	1	Current is three years of a leap year

### (10) PAGE register (for PAGE0/1)

PAGER (1327H)

Read-modify write instruction are prohibited

	(10) That register (10) That (1)											
	7	6	5	4	3	2	1	0				
Bit symbol	INTENA			ADJUST	ENATMR	ENAALM		PAGE				
Read/Write	R/W	"0" is read.		W	R/W			R/W				
After reset	0			Undefined	Undefined			Undefined				
Function	(Note) Interrupt 1: Enable 0: Disable			1: Adjust	TIMER 1: Enable 0: Disable	ALARM 1: Enable 0: Disable	"0" is read.	PAGE selection				

Note: Pleas keep the setting order below and don't set same time.

(Set difference time to Clock/Alarm setting and interrupt setting)

(Example) Clock setting/Alarm setting

ld (pager), 0ch : Clock, Alarm enable

ld (pager), 8ch : Interrupt enable

PAGE	0	Select Page0
FAGE	1	Select Page1

	0	Don't care
	1	Adjust sec. counter.
ADJUST		When set this bit to "1" the sec. counter become to "0" when the value of sec. counter is 0 – 29. And in case that value of sec. counter is 30-59, min. counter is carried and become sec. counter to "0". Output Adjust signal during 1 cycle of f <sub>SYS</sub> . After being adjusted once, Adjust is released automatically. (PAGE0 only)

## (11) Reset register (for PAGE0/1)

RESTR (1328H)

Read-modify write instruction are prohibited

			-8 ( )									
		7	6	5	4	3	2	1	0			
	Bit symbol	DIS1Hz	DIS16Hz	RSTTMR	RSTALM	RE3	RE2	RE1	RE0			
	Read/Write	ad/Write W										
	After reset	Undefined										
fy	Function	0: 1 Hz	0: 16 Hz	1:Clock reset	1: Alarm reset	1: Alarm Always write "0"						

RSTALM	0	Unused
KSTALIVI	1	Reset alarm register

RSTTMR	0	Unused
KSTTWK	1	Reset timer register

<dis1hz></dis1hz>	<dis1hz></dis1hz>	(PAGER) <enaalm></enaalm>	Source signal
1	1	1	Alarm
0	1	0	1Hz
1	0	0	16Hz
	Others		Output "0"

# 3.21.5 Operational description

# (1) Reading timer data

There is the case, which reads wrong data when carry of the inside counter happens during the operation which clock data reads. Therefore please read two times with the following way for reading correct data.




Figure 3.21.2 Flowchart of timer data read

# (2) Timing of INTRTC and Clock data

When time is read by interrupt, read clock data within 0.5s(s) after generating interrupt. This is because count up of clock data occurs by rising edge of 1Hz pulse cycle.




Figure 3.21.3 Timing of INTRTC and Clock data

# (3) Writing timer data

When there is carry on the way of write operation, expecting data can not be wrote exactly. Therefore, in order to write in data exactly please follow the below way.

# 1. Resetting a divider

In RTC inside, there are 15-stage dividers, which generates 1Hz clock from 32,768 KHz. Carry of a timer is not done for one second when reset this divider. So write in data at this interval.




Figure 3.21.4 Flowchart of data write

# 2. Disabling the timer

Carry of a timer is prohibited when write "0" to PAGER<ENATMR> and can prevent malfunction by 1s Carry hold circuit. During a timer prohibited, 1s Carry hold circuit holds one sec. carry signal, which is generated from divider. After becoming timer enable state, output the carry signal to timer and revise time and continue operation. However, timer is late when timer-disabling state continues for one second or more. During timer disabling, pay attention with system power is downed. In this case the timer is stopped and time is delayed.




Figure 3.21.5 Flowchart of Clock disable

### 3.21.6 Explanation of the interrupt signal and alarm signal

Can use alarm function by setting of register of PAGE1 and output either of three signals from  $\overline{ALARM}$  pin as follows by write "1" to PAGER<PAGE>. INTRTC outputs 1shot pulse when the falling edge is detected. RTC is not initializes by RESET. Therefore, when clock or alarm function is used, clear interrupt request flag in INTC (interrupt controller).

- (1) In accordance of alarm register and the timer, output "0".
- (2) Output clock of 1Hz.
- (3) Output clock of 16Hz.
- (1) In accordance with alarm register and a clock, output "0"

When value of a clock of PAGE0 accorded with alarm register of PAGE1 with a state of PAGER<ENAALM>= "1", output "0" to ALARM pin and occur INTRTC.

Follows are ways using alarm.

Initialization of alarm is done by writing in "1" at RESTR<RSTALM>, setting value of all alarm becomes don't care. In this case, always accorded with value of a clock and request INTRTC interrupt if PAGER<ENAALM> is "1".

Setting alarm min., alarm hour, alarm day and alarm the day week are done by writing in data at each register of PAGE1.

When all setting contents accorded, RTC generates INTRTC interrupt, if PAGER<INTENA><ENAALM> is "1". However, contents (don't care state) which does not set it up is considered to always accord.

The contents, which set it up once, cannot be returned to don't care state in independence. Initialization of alarm and resetting of alarm register set to don't care.

The following is an example program for outputting alarm from  $\overline{ALARM}$  -pin at noon (PM12:00) every day.

```
LD
           (PAGER), 09H
                                        Alarm disable, setting PAGE1
  LD
           (RESTR), D0H
                                        Alarm initialize
  LD
           (DAYR), 01H
                                        WO
  ΙD
           (DATAR),01H
                                        1 day
  ΙD
           (HOURR), 12H
                                        Setting 12 o'clock
           (MINR), 00H
                                        Setting 00 min
  ΙD
                                        Set up time 31 µs (Note)
  LD
           (PAGER), 0CH
                                        Alarm enable
( LD
           (PAGER), 8CH
                                        Interrupt enable)
```

When CPU is operated by high frequency oscillation, it may take a maximum of one clock at 32 kHz (about 30us) for the time register setting to become valid. In the above example, it is necessary to set 31us of set up time between setting the time register and enabling the alarm register.

Note: This set up time is unnecessary when you use only internal interruption.

(2) When output clock of 1Hz

RTC outputs clock of 1Hz to  $\overline{ALARM}$  pin by setting up PAGER<ENAALM>= "0", RESTR<DIS1HZ>= "0", <DIS16HZ>= "1". And RTC generates INTRC interrupt by falling edge of the clock.

(3) When output clock of 16Hz

RTC outputs clock of 16Hz to  $\overline{ALARM}$  pin by setting up PAGER<ENAALM>= "0", RESTR<DIS1HZ>= "1", <DIS16HZ>= "0". And RTC generates INTRC interrupt by falling edge of the clock.

# 3.22 Melody / Alarm generator (MLD)

TMP92CZ26A contains melody function and alarm function, both of which are output from the MLDALM pin. Five kind of fixed cycles interrupt is generate by using 15bit counter, which is used for alarm generator.

Features are as follows.

### 1) Melody generator

The Melody function generates signals of any frequency (4Hz- 5461Hz) based on low-speed clock (32.768 KHz) and outputs the signals from the MLDALM pin.

By connecting a loud speaker outside, Melody tone can easily sound.

### 2) Alarm generator

The Alarm function generates eight kinds of alarm waveform having a modulation frequency (4096Hz) determined by the low-speed clock (32.768 KHz). And this waveform is able to invert by setting a value to a register.

By connecting a loud speaker outside, Alarm tone can easily sound.

Five kinds of fixed cycles (1Hz, 2Hz, 64Hz, 512Hz, 8192Hz) INTERRUPT are generated by using a counter that is used for alarm generator.

This section is constituted as follows.

3.22.1 Block diagram

3.22.2 Control registers

3.22.3 Operational Description

3.22.3.1 Melody generator

3.22.3.2 Alarm generator

# 3.22.1 Block Diagram




Figure 3.22.1MLD Block Diagram

# 3.22.2 Control registers

ALM register

ALM (1330H)

	7	6	5	4	3	2	1	0	
bit Symbol	AL8	AL7	AL6	AL5	AL4	AL3	AL2	AL1	
Read/Write		R/W							
After reset	0	0 0 0 0 0 0 0							
Function		Setting alarm pattern							

MELALMC register

MELALMC (1331H)

	WELALINO TOGISTO									
	7	6	5	4	3	2	1	0		
bit Symbol	FC1	FC0	ALMINV	-	_	-	-	MELALM		
Read/Write	R/W		R/W	R/W	R/W	R/W	R/W	R/W		
After reset	0	0	0	0	0	0	0	0		
Function	Free-run co control 00: Hold 01: Restart 10: Clear 11: Clear 8	t	Alarm Wavefor m invert 1:INVERT		Always	write "0"		Select Output Wavefor m 0: Alarm 1: Melody		

Note1: MELALMC<FC1> is read always "0".

Note2: When setting MELALMC register except <FC1:0> during the free-run counter is running, <FC1:0> is kept "01".

MELFL register

MELFL (1332H)

	7	6	5	4	3	2	1	0	
bit Symbol	ML7	ML6	ML5	ML4	ML3	ML2	ML1	ML0	
Read/Write		R/W							
After reset	0	0	0	0	0	0	0	0	
Function		Setting melody frequency (lower 8bit)							

MELFH register

MELFH (1333H)

	7	6	5	4	3	2	1	0
bit Symbol	MELON				ML11	ML10	ML9	ML8
Read/Write	R/W					R/V	V	
After reset	0				0	0	0	0
Function	Control melody counter 0: Stop & Clear 1: Start				Setting mel	ody frequenc	y(upper 4bit)	

ALMINT register

ALMINT (1334H)

	/\Elvin vi Tegletei							
	7	6	5	4	3	2	1	0
bit Symbol			-	IALM4E	IALM3E	IALM2E	IALM1E	IALM0E
Read/Write			R/W			R/W		
After reset			0	0	0	0	0	0
Function			Always write "0"	1:INTALM4 (1Hz) enable	1:INTALM3 (2Hz) enable	1:INTALM2 (64Hz) enable	1:INTALM1 (512Hz) enable	1:INTALM0 (8192Hz) enable

Note: INTALM0 to INTALM4 prohibit that set to enable at same time. If setting to enable, set only 1.

### 3.22.3 Operational Description

### 3.22.3.1 Melody generator

The Melody function generates signals of any frequency (4Hz-5461Hz) based on low-speed clock (32.768KHz) and outputs the signals from the MLDALM pin.

By connecting a loud speaker outside, Melody tone can easily sound.

### (Operation)

At first, MELALMC<MELALM> have to be set as "1" in order to select melody waveform as output waveform from MLDALM. Then melody output frequency has to be set to 12-bit register MELFH, MELFL.

Followings are setting example and calculation of melody output frequency.

### (Formula for calculating of melody waveform frequency)

@fs = 32.768 [kHz]

 $\label{eq:melody} \begin{tabular}{ll} Melody output waveform & f_{MLD}[Hz] = 32768/ (2 \times N + 4) \\ Setting value for melody & N = (16384/ f_{MLD}) - 2 \\ (Note: N = 1 \sim 4095 \ (001 H \sim FFFH), \ 0 \ is \ not \ acceptable) \\ \end{tabular}$ 

### (Example program)

In case of outputting "A" musical scale (440Hz)

### (Refer: Basic musical scale setting table)

Scale	Frequency	Register		
	[Hz]	Value: N		
С	264	03CH		
D	297	035H		
Е	330	030H		
F	352	02DH		
G	396	027H		
Α	440	023H		
В	495	01FH		
С	528	01DH		

### 3.22.3.2 Alarm generator

The Alarm function generates eight kinds of alarm waveform having a modulation frequency 4096Hz determined by the low-speed clock (32.768 KHz). And this waveform is reversible by setting a value to a register.

By connecting a loud speaker outside, Alarm tone can easily sound.

Five kind of fixed cycles (1Hz, 2Hz, 64Hz, 512Hz, 8192Hz) interrupt be generate by using a counter which is used for alarm generator.

### (Operation)

At first, MELALMC<MELALM> have to be set as "0" in order to select alarm waveform as output waveform from MLDALM. Then "10" be set on MELALMC<FC1:0> register, and clear internal counter. Finally alarm pattern has to be set on 8-bit register of ALM. If it is inverted output-data, set <ALMINV> as invert.

Followings are example program, setting value of alarm pattern and waveform of each setting value.

(Setting value of alarm pattern)

Setting value for ALM register	Alarm waveform
00H	"0" fixed
01H	AL1 pattern
02H	AL2 pattern
04H	AL3 pattern
08H	AL4 pattern
10H	AL5 pattern
20H	AL6pattern
40H	AL7 pattern
80H	AL8 pattern
Other	Undefined
	(Do not set)

#### (Example program)


In case of outputting AL2 pattern (31.25ms/8 times/1sec)

LD (MELALMC), C0H ; Set output alarm waveform

; Free-run counter start

LD (ALM), 02H ; Set AL2 pattern, start

# Example: Waveform of alarm pattern for each setting value: not invert)



# 3.23 Analog-Digital Converter (ADC)

This LSI has a 6-channel, multiplexed-input, 10-bit successive-approximation Analog-Digital converter (ADC).

Figure 3.23.1 shows a block diagram of the AD converter.

The 6-analog input channels (AN0-AN5) can be used as general-purpose inputs.

Note1: Ensure that the AD converter has halted before executing HALT instruction to place the TMP92CZ26A in IDLE2, IDLE1, STOP or PCM mode to reduce power consumption current. Otherwise, the TMP92CZ26A might go into a standby mode while the internal analog comparator is still enable state.

Note2: The power consumption current is reduced by setting ADMOD1<DACON> to "0" in the ADC has been stopped.




Figure 3.23.1 ADC Block Diagram

# 3.23.1 Control register

The AD converter has 6-mode control registers (ADMOD0, ADMOD1, ADMOD2, ADMOD3, ADMOD4 and ADMOD5) and 6-conversion result high/low register pairs (ADREG0H/L  $\sim$  ADREG5H/L). The results of high-priority AD conversion are stored in the ADREGSPH/L.

Figure 3.23.2 to Figure 3.23.11 show the registers available in the AD converter.

### AD Mode Control Register 0 (Normal conversion control)

ADMOD0 (12B8H)

	7	6	5	4	3	2	1	0	
bit Symbol	EOS	BUSY		I2AD	ADS	HTRGE	TSEL1	TSEL0	
Read/Write	R	R				R/W			
After reset	0	0		0	0	0	0	0	
Function	Normal AD conversion end flag 0:During conversion sequence or before starting 1:Complete conversion sequence	Normal AD conversion BUSY Flag 0:Stop conversion 1:During conversion		AD conversion when IDLE2 mode 0: Stop 1: Operate	Start Normal AD conversion 0: Don't Care 1:Start AD conversion Always read as"0".	Normal AD conversion at Hard ware trigger 0: Disable 1: Enable	Select Hard was  00: INTTB00 inf  01: Reserved  10: ADTRG  11: Reserved	00	

Figure 3.23.2 AD Conversion Registers




Figure 3.23.3 AD Converter Related Register

AD Mode Control Register 2 (High-priority conversion control)

ADMOD2 (12BAH)

	7	6	5	4	3	2	1	0
bit Symbol	HEOS	HBUSY			HADS	HHTRGE	HTSEL1	HTSEL0
Read/Write	R	R				RΛ	N	
After reset	0	0			0	0	0	0
Function	High-priority AD conversion sequence FLAG 0: During conversion sequence or before starting 1: Complete conversion sequence	High-priority AD conversion BUSY Flag  0:Stop conversion 1:During conversion			Start High-priority AD conversion 0: Don't Care 1: Start AD conversion Always read as"0".	High-priority AD conversion at Hard ware trigger 0: Disable 1: Enable	Select Hard wa 00: INTTB10 int 01: Reserved 10: ADTRG 11: I2S Samplir	terrupt

# AD Mode Control Register 3 (High-priority conversion control)

ADMOD3 (12BBH)

	7	6	5	4	3	2	1	0
bit Symbol	_	HADCH2	HADCH1	HADCH0				-
Read/Write	R/W		R/W					R/W
After reset	0	0	0	0				0
Function	Always write "0".	High-priority	/ analog input ch	annel select				Always write "0".

→ Analog input channel select

Analog input channel	301001
	Analog input
	channel when
	High-priority
<hadch2:0></hadch2:0>	conversion
000	AN0
001	AN1
010	AN2
011	AN3(note)
100	AN4
101	AN5
110	Reserved
111	Reserved

Note: When using PG3 pin as  $\overline{\,_{\text{ADTRG}}}$  , it cannot be set.

Figure 3.23.4 AD Conversion Registers

AD Mode Control Register 4 (AD Monitor function control)

ADMOD4 (12BCH)

	7	6	5	4	3	2	1	0
bit Symbol	CMEN1	CMEN0	CMP1C	CMP0C	IRQEN1	IRQEN0	CMPINT1	CMPINT0
Read/Write	R/W	R/W		R/	W		R	R
After reset	0	0	0	0	0	0	0	0
Function	AD Monitor	AD Monitor	Generation	Generation	AD monitor	AD monitor	Status of	Status of
	function1	function0	condition of	condition of	function	function	AD monitor	AD monitor
	0: Disable	0: Disable	AD monitor	AD monitor	interrupt 1	interrupt 0	function	function
	1: Enable	1: Enable	function	function	0: Disable	0: Disable	interrupt 1	interrupt 0
			interrupt 1	interrupt 0	1: Enable	1: Enable	0: No	0: No
			0: less than	0: less than	(Note)	(Note)	generation	generation
			1: Greater	1: Greater			1: Generation	1: Generation
			than or Equal	than or Equal				

Note: When AD monitor function interrupts generate, it is cleared automatically and it is set to disable condition.

AD Mode Control Register 5 (AD Monitor function control)

ADMOD5 (12BDH)

	7	6	5	4	3	2	1	0
bit Symbol		CMCH2	CM1CH1	CM1CH0		CM0CH2	CM0CH1	СМ0СН0
Read/Write			R/W				R/W	
After reset		0	0	0		0	0	0
Function		Select analog of	hannel for AD mo	onitor function 1		Select analog of	hannel for AD mo	onitor function 0
		000: AIN0	100: AN4			000: AIN0	100: AN4	
		001: AIN1	101: AN5			001: AIN1	101: AN5	
		010: AIN2	110: Reserved			010: AIN2	110: Reserved	
		011: AN3	111: Reserved			011: AN3	111: Reserved	

Note1: When converting AD in hard ware trigger by setting <HHTRGE> and <HTRGE>to "1", set PGFC<PG3F> to "1" (as ADTRG) in case of external TRG before enabling it. When using an INTTBx0 of 16-bit timer, first set the <TSEL1:0> or <HTSEL1:0> bit to "00" when the timer is not operating. Then, set the <HHTRGE> and <HTRGE> to "1" and enable trigger operation. Finally, operate the timer so that AD conversion will be initiated at constant intervals.

Note 2: When disabling an external trigger (ADTRG) for AD conversion, first clear the <HHTRGE> or <HTRGE> bit to "0", and clear the PGFC<PG3F> to "0", thus configuring port G as a general-purpose port.

Note 3: When starting AD by using external trigger (ADTRG), it can be started after enabling (<HHTRGE> = "1" or <HTRGE> = "1") and 3 clock at f<sub>SYS</sub> was executed. AD is not started when before that time.

Note 4: When chaging compare register value of AD Monitor function, change it after setting AD Monitor function to disable(ADMOD4<CMEN1:0>="0").

Figure 3.23.5 AD Conversion Registers

### AD Conversion Result Register 0 Low

ADREGOL (12A0H)

	7	6	5	4	3	2	1	0
bit Symbol	ADR01	ADR00					OVR0	ADR0RF
Read/Write	F	₹					R	R
After reset	0	0					0	0
Function	AN0 AD c	er 2 bits of conversion sult					Overrun flag  0:No generate  1: Generate	AD conversion result store flag  1: Stored

## AD Conversion Result Register 0 High

ADREG0H (12A1H)

	7	6	5	4	3	2	1	0	
bit Symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02	
Read/Write		R							
After reset	0	0	0	0	0	0	0	0	
Function		Store Upper 8 bits of AN0 AD conversion result							

# AD Conversion Result Register 1 Low


ADREG1L (12A2H)

	7	6	5	4	3	2	1	0
bit Symbol	ADR11	ADR10					OVR1	ADR1RF
Read/Write	F	₹					R	R
After reset	0	0					0	0
Function		er 2 bits of					Overrun flag 0:No generate	AD conversion result store flag
	-	sult					1: Generate	1: Stored

## AD Conversion Result Register 1 High

ADREG1H (12A3H)

	7	6	5	4	3	2	1	0	
bit Symbol	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12	
Read/Write		R							
After reset	0	0	0	0	0	0	0	0	
Function		Store Upper 8 bits of AN1 AD conversion result							



- Bits 5 ~ 2 are always read as "0".
- Bit 0 is the AD conversion result store flag <ADRxRF>. When AD conversion result is stored, the flag is set to "1". When Lower register (ADRECxL) is read, this bit is cleared to "0".
- Bit 1 is the Overrun flag <OVRx>. This bit is set to "1" if a next conversion result is written to the ADREGxH/L
  before both the ADREGxH and ADREGxL are read. This bit is cleared to "0" by reading Flag.

Figure 3.23.6 AD Conversion Registers

## AD Conversion Result Register 2 Low

ADREG2L (12A4H)

	7	6	5	4	3	2	1	0
bit Symbol	ADR21	ADR20					OVR2	ADR2RF
Read/Write	F	₹					R	R
After reset	0	0					0	0
Function	Store Lower 2 bits of AN2 AD conversion result						Overrun flag 0:No generate 1: Generate	AD conversion result store flag  1: Stored

### AD Conversion Result Register 1 High

ADREG2H (12A5H)

	7	6	5	4	3	2	1	0	
bit Symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22	
Read/Write		R							
After reset	0	0	0	0	0	0	0	0	
Function		Store Upper 8 bits of AN2 AD conversion result							

### AD Conversion Result Register 3 Low


ADREG3L (12A6H)

	7	6	5	4	3	2	1	0
bit Symbol	ADR31	ADR30					OVR3	ADR3RF
Read/Write	F	₹					R	R
After reset	0	0					0	0
Function	AN3 AD c	er 2 bits of conversion sult					Overrun flag 0:No generate 1: Generate	AD conversion result store flag  1: Stored

### AD Conversion Result Register 3 High

ADREG3H (12A7H)

	7	6	5	4	3	2	1	0	
bit Symbol	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32	
Read/Write		R							
After reset	0	0	0	0	0	0	0	0	
Function		Store Upper 8 bits of AN3 AD conversion result							



- Bits 5 ~ 2 are always read as "0".
- Bit 0 is the AD conversion result store flag <ADRxRF>. When AD conversion result is stored, the flag is set to "1". When Lower register (ADRECxL) is read, this bit is cleared to "0".
- Bit 1 is the Overrun flag <OVRx>. This bit is set to "1" if a next conversion result is written to the ADREGxH/L
  before both the ADREGxH and ADREGxL are read. This bit is cleared to "0" by reading Flag.

Figure 3.23.7 AD Conversion Registers

## AD Conversion Result Register 4 Low

ADREG4L (12A8H)

	7	6	5	4	3	2	1	0
bit Symbol	ADR41	ADR40					OVR4	ADR4RF
Read/Write	F	₹					R	R
After reset	0	0					0	0
Function	Store Lower 2 bits of AN4 AD conversion result						Overrun flag 0:No generate 1: Generate	AD conversion result store flag  1: Stored

### AD Conversion Result Register 4 High

ADREG4H (12A9H)

	7	6	5	4	3	2	1	0
bit Symbol	ADR49	ADR48	ADR47	ADR46	ADR45	ADR44	ADR43	ADR42
Read/Write		R						
After reset	0	0 0 0 0 0 0 0						
Function	Store Upper 8 bits of AN4 AD conversion result							

## AD Conversion Result Register 5 Low


ADREG5L (12AAH)

	7	6	5	4	3	2	1	0
bit Symbol	ADR51	ADR50					OVR5	ADR5RF
Read/Write	F	₹					R	R
After reset	0	0					0	0
Function	Store Lowe AN5 AD c						Overrun flag  0:No generate  1: Generate	AD conversion result store flag  1: Stored

### AD Conversion Result Register 5 High

ADREG5H (12ABH)

	7	6	5	4	3	2	1	0
bit Symbol	ADR59	ADR58	ADR57	ADR56	ADR55	ADR54	ADR53	ADR52
Read/Write		R						
After reset	0	0	0	0	0	0	0	0
Function	Store Upper 8 bits of AN5 AD conversion result							



- Bits 5 ~ 2 are always read as "0".
- Bit 0 is the AD conversion result store flag <ADRxRF>. When AD conversion result is stored, the flag is set to "1". When Lower register (ADRECxL) is read, this bit is cleared to "0".
- Bit 1 is the Overrun flag <OVRx>. This bit is set to "1" if a next conversion result is written to the ADREGxH/L
  before both the ADREGxH and ADREGxL are read. This bit is cleared to "0" by reading Flag.

Figure 3.23.8 AD Conversion Registers

# High-priority AD Conversion Result Register SP Low


ADREGSPL (12B0H)

	7	6	5	4	3	2	1	0
bit Symbol	ADRSP1	ADRSP0					OVSRP	ADRSPRF
Read/Write	F	₹					R	R
After reset	0	0					0	0
Function		r 2 bits of an rsion result					Overrun flag 0:No generate 1: Generate	AD conversion result store flag  1: Stored

# High-priority AD Conversion Result Register SP High

ADREGSPH (12B1H)

	7	6	5	4	3	2	1	0
bit Symbol	ADRSP9	ADRSP8	ADRSP7	ADRSP6	ADRSP5	ADRSP4	ADRSP3	ADRSP2
Read/Write		R						
After reset	0	0	0	0	0	0	0	0
Function	Store Upper 8 bits of an AD conversion result							



- Bits 5 ~ 2 are always read as "0".
- Bit 0 is the AD conversion result store flag <ADRxRF>. When AD conversion result is stored, the flag is set to "1". When Lower register (ADRECxL) is read, this bit is cleared to "0".
- Bit 1 is the Overrun flag <OVRx>. This bit is set to "1" if a next conversion result is written to the ADREGxH/L
  before both the ADREGxH and ADREGxL are read. This bit is cleared to "0" by reading Flag.

Figure 3.23.9 AD Conversion Registers

## AD Conversion Result Compare Criterion Register 0 Low

ADCM0REGL (12B4H)

I		7	6	5	4	3	2	1	0
ĺ	bit Symbol	ADR21	ADR20						
	Read/Write	R/	W						
	After reset	0	0						
	Function	Store Lower	r 2 bits of an						
		AD conver	sion result						
		compare criterion							

# AD Conversion Result Compare Criterion Register 0 High

ADCM0REGH (12B5H)

		7	6	5	4	3	2	1	0	
4	bit Symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22	
	Read/Write		R/W							
	After reset	0	0 0 0 0 0 0 0							
	Function	Store Upper 8 bits of an AD conversion result compare criterion								

# AD Conversion Result Compare Criterion Register 1 Low

ADCM1REGL (12B6H)

	7	6	5	4	3	2	1	0
bit Symbol	ADR21	ADR20						
Read/Write	R/	W						
After reset	0	0						
Function	Store Lower	2 bits of an						
	AD conver	sion result						
	compare	criterion						

## AD Conversion Result Compare Criterion Register 1 High

ADCM1REGH (12B7H)

		7	6	5	4	3	2	1	0	
-	bit Symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22	
	Read/Write		R/W							
	After reset	0	0 0 0 0 0 0 0							
	Function	Store Upper 8 bits of an AD conversion result compare criterion								

Note: Disable the AD monitor function (ADMOD4<CMEN> = "0") before attempting to set or modify the value of these registers.

Figure 3.23.10 AD Conversion Registers

AD Conversion Clock Setting Register


ADCCLK (12BFH)

	7	6	5	4	3	2	1	0
bit Symbol					=	ADCLK2	ADCLK1	ADCLK0
Read/Write					R/W	R/W	R/W	R/W
After reset					0	0	0	0
Function					Always write "0"	Select clock 000 : Reser 001 : f <sub>IO</sub> /1 010 : f <sub>IO</sub> /2 011 : f <sub>IO</sub> /3	for AD conv ved 100 : 1 101 : 1 110 : 1	f <sub>IO</sub> /4 f <sub>IO</sub> /5 f <sub>IO</sub> /6

Note1: AD conversion is executed at the clock frequency selected in the above register. To assure conversion accuracy, however, the conversion clock frequency must not exceed 12MHz MHz.

Note2: Don 't change the clock frequency while AD conversion is in progress.

Figure 3.23.11 AD Conversion Registers



f <sub>IO</sub> (f <sub>SYS</sub> /2)	<adclk2:0></adclk2:0>	ADCLK	AD conversion speed
40MHz	100(f <sub>IO</sub> /4)	10.0MHZ	12 μsec
401011 12	101(f <sub>IO</sub> /5)	8MHZ	15 μsec
30MHz	011(f <sub>IO</sub> /3)	10.0MHZ	12 μsec
SUIVITZ	100(f <sub>IO</sub> /4)	7.5MHZ	16 μsec

AD conversion speed can be calculated by following.  $\label{eq:conversion} Conversion \ speed = 120 \times (1/ADCLK)$ 

### 3.23.2 Operation

3.23.2.1 Analog Reference Voltages

The VREFH and VREFL pins provide the analog reference voltages for the ADC.

3.23.2.2 Analog Input Channel(s) selection

The Analog input channels used for AD conversion are selected as follows:

- (1) Normal AD conversion
  - Analog Input Channel Fixed mode (ADMOD1<SCAN> = "0")
     Setting ADMOD1<ADCH2:0> selects one of the input pins AN0 to AN5 as the input channel.
  - Analog Input Channel Scan Mode (ADMOD1<SCAN> = "1")
     Setting ADMOD1<ADCH2:0> selects one of the six scan modes.
- (2) High-priority AD conversion

Setting ADMOD3<HADCH2:0> selects one of the eight input pins AN0 ~ AN5.

On a Reset, ADMOD1<SCAN> is set to "0", and ADMOD1<ADCH2:0> is initialized to "000". Thus pin AN0 is selected as the fixed input channel. Pins that are not used as analog input channels can be used as standard input port pins.

If a high-priority AD conversion is triggered while a normal AD conversion is in progress, the normal AD conversion sequence is suspended after converting data for the current channel, to perform a high-priority AD conversion. After a high-priority AD conversion is performed, the normal AD conversion sequence is resumed with that channel.

### 3.23.2.3 Starting an AD Conversion

The ADC supports two types of AD conversion: normal AD conversion and high-priority AD conversion. The ADC initiates a normal AD conversion by software when the ADMOD0<ADS> is set to "1". It initiates a high-priority AD conversion by software when the ADMOD2<HADS> is set to "1". For a normal AD conversion, ADMOD1<REPEAT, SCAN> select one of four conversion modes. For a high-priority AD conversion, the ADC only supports Fixed-Channel Single Conversion mode.

The ADMOD0<TSEL1:0> and ADMOD2<HTSEL1:0> enable a hardware trigger for a normal and high-priority AD conversion, respectively. When these bits are set to "10", a normal or high-priority AD conversion is triggered by a falling edge applied to ADTRG pin. When ADMOD0<TSEL1:0> is set to "00", a normal AD conversion is triggered by INTTB00 of 16-Bit Timer interrupt. When ADMOD2<HTSEL1:0> is set to "00", a high-priority AD conversion is triggered by INTTB10 of 16-Bit Timer interrupt. If this bit is "11", it is triggered by I2S sampling block. Even when a hardware trigger is enabled, software starting can be used.

When a normal AD conversion starts, the Busy flag (ADMOD0<BUSY>) is set to "1". When a high-priority AD conversion starts, the high-priority AD conversion busy flag (ADMOD2<HBUSY>) is set to "1". During a normal AD conversion, if a high-priority AD conversion start, ADMOD0<BUSY> holds "1".

When an AD conversion complete, ADMOD0<EOS> and ADMOD2<HEOS> is set to "1". These flags are cleared to "0" by reading these flags only.

During a normal AD conversion, writing a "1" to ADMOD0<ADS> causes the ADC to abort any ongoing conversion immediately, and restart.

During a normal AD conversion, if normal AD conversion starting is enabled by hard ware trigger, normal AD conversion is restarted when start condition from hard ware trigger is satisfied. When restart is set, normal AD conversion is aborted immediately.

During a normal AD conversion, if a high-priority AD conversion starts(writing a "1" to ADMOD2<HADS> or a hard ware trigger occurs), the ADC aborts any ongoing conversion immediately, and then start a high-priority AD conversion for the channel specified by ADMOD3<HADCH2:0>. Upon the completion of the high-priority conversion, the ADC stores the conversion result to ADREGSPH/L, and then resumes the suspended normal conversion with that channel.

Note: It cannot overlap with three or more AD conversions.

Prohibition example 1: In FIRST normal AD conversion

- → (Before finished FIRST normal AD conversion) Started SECOND normal AD conversion
- → (Before finished SECOND normal AD conversion) Started THIRD normal AD conversion

Prohibition example 2: In FIRST normal AD conversion

- → (Before finished FIRST normal AD conversion) Started SECOND normal AD conversion
- → (Before finished SECOND normal AD conversion) Started THIRD high-priority AD conversion

#### 3.23.2.4 AD Conversion Modes and AD Conversion-End Interrupts

The ADC supports the following four conversion modes. For a normal AD conversion, ADMOD0<1:0> select one of the four conversion modes. For a high-priority AD conversion, the ADC only supports Channel Fixed Single Conversion mode.

- a. Channel Fixed Single Conversion mode
- b. Channel Scan Single Conversion mode
- c. Channel Fixed Repeat Conversion mode
- d. Channel Scan Repeat Conversion mode

### (1) Normal AD conversion

ADMOD0<REPEAT, SCAN> select the conversion mode. Once a conversion is started, the ADMOD0<BUSY> is set to "1". The ADC generates the AD Conversion End interrupt (INTAD) and sets the ADMOD0<EOS> to "1" at the end of the specified conversion process.

#### a. Channel Fixed Single Conversion mode

This mode is selected by programming ADMOD0<REPEAT, SCAN> to "00".

In this mode, the ADC performs a single conversion on a single selected channel. When a conversion is completed, the ADC sets the ADMOD0<EOS>, and generates the INTAD interrupt. ADMOD0<EOS> is cleared to "0" when it is read.

### b. Channel Scan Single Conversion mode

This mode is selected by programming ADMOD0<REPET, SCAN> to "01". In this mode, the ADC performs a single conversion on each of a selected group of channels. When a single conversion sequence is completed, ADMOD0<EOS> is set to "1", and generates the INTAD interrupt. ADMOD0<EOS> is cleared to "0" by reading this bit only.

#### c. Channel Fixed Repeat Conversion mode

This mode is selected by programming ADMOD0<REPET, SCAN> to "10". In this mode, the ADC repeatedly converts a single selected channel. When a conversion process is completed, ADMOD0<EOS> is set to "1".

ADMOD1<ITM> control INTAD interrupts generation in this mode. The timing when ADMOD0<EOS> is set also depends on the ADMOD1<ITM>. The EOCF bit is cleared when it is read. ADMOD0<EOS> is cleared to "0" by reading this bit only.

If ADMOD1<ITM> is set to "0", the ADC generates an interrupt after each conversion. The results of conversion are always stored in the ADREGxH/L register. The ADMOD0<EOS> is set to "1" when the ADC stores the results to the ADREGxH/L.

If ADMOD1<ITM> is set to "1", the ADC generates an interrupt after every four conversions. The results of conversions are sequentially stored in the ADREG0H/L to ADREG3H/L registers, in that order. The ADMOD0<EOS> is set to "1" when the ADC stores the results in the ADREG3H/L. The next conversion results are again stored in the ADREG0, and so on. The ADMOD0<EOS> is cleared to "0" by reading this bit only.

### d. Channel Scan Repeat Conversion mode

This mode is selected by programming ADMOD0 <REPEAT, SCAN> to "11". In this mode, the ADC repeatedly converts the selected group of channels. When a single conversion sequence is completed, the ADC sets ADMOD0<EOS> to "1", and generates the INTAD interrupt. ADMOD0<EOS> is cleared to "0" by reading this bit only.

In continuous conversion modes (3) and 4)), clearing the ADMOD1<REPEAT> stops the conversion sequence after the ongoing scan conversion process is completed.

Shift to a standby mode (IDLE2 Mode with ADMOD0<I2AD> = "0", IDLE1 Mode or STOP Mode) immediately stops operation of the AD converter even if AD conversion is still in progress. Therefore, ADC may consume current even if operation is stopped, depending on stop condition of ADC that switches to standby mode. For avoiding this problem, Stop ADC before switching to standby mode.

#### (2) High-priority AD conversion

For a high-priority AD conversion, the ADC only supports Channel Fixed Single Conversion mode, regardless of the settings of ADMOD1<REPEAT, SCAN>.

When a conversion start condition is satisfied, the ADC performs a single conversion on a single selected channel, which is specified with the ADMOD3<HADCH2:0>. When a conversion is completed, the ADC sets ADMOD2<HEOS>to "1". HEOS Flag is cleared to "0" by reading this bit only.

Interrupt Generation Timing and Flag Setting in Each AD Conversion Mode


	Interrupt	EOS set timing	ADMOD1			
Conversion mode	Generation Timing	(Note)	ITM	REPEAT	SCAN	
Channel Fixed Single Conversion Mode	After a conversion	After a conversion	-	0	0	
Channel Fixed Repeat	After every conversion	After every conversion	0			
Conversion Mode	After every four conversions	After every four conversions	1	1	0	
Channel Scan Single Conversion Mode	After a scan conversion sequence	After a scan conversion sequence	ı	0	1	
Channel Repeat Single Conversion Mode	After each scan conversion sequence	After each scan conversion sequence	-	1	1	

Note: EOS is cleared to "0" by reading this bit only.

#### 3.23.2.5 High-Priority Conversion Mode

The ADC can perform a high-priority AD conversion while it is performing a normal AD conversion sequence. A high-priority AD conversion can be started at software by setting the ADMOD2<HADS> to "1". It is also triggered by a hardware trigger if so enabled using ADMOD2<HTSEL1:0>. If a high-priority AD conversion is triggered during a normal AD conversion, the ADC aborts any ongoing conversion immediately, and then begins a single high-priority AD conversion for the channel specified with the ADMOD3<HADC2:0>. Upon the completion of the high-priority AD conversion, the ADC stores the results of the conversion in the ADREGSPH/L, generates the high-priority AD conversion interrupt (INTADHP), and then resumes the suspended normal conversion with that channel. While a high-priority conversion is being performed, a trigger for another high-priority conversion is ignored.

Example: In the case of a high-priority AD conversion for AN5 (ADMOD3<HADCH2:0>="101") is started durring a normal AD conversion in channel scan repeat mode for AN0 to AN3 (ADMOD1<REPEAT,SCAN> = "11", ADMOD1<ADCH2:0> = "011")



#### 3.23.2.6 AD Monitor Function

When ADMOD4<CMEN1:0> is set to "1", the AD monitor function is enabled. This function generates an interrupt depending on condition of IRQEN1:0, when the finished AD conversion of the channel which specified with the ADMOD5 register, if the value of the AD conversion result register pair is greater or less (specified with CMP1C:0C) than the value of the compare criterion register 0/1(ADCMxREGH/L). The ADC performs this comparison each times it stores results to the specified AD conversion result register and generate interrupt (INTADM) when condition is satisfied. The conversion result register used for the AD monitor function is usually not read in the program, so mind that its overrun flag <OVRn> and conversion result store flag <ADRnRF> are always set.

If these are assigned to different channel, 2-analog channel can monitor "less" or "grater". And if these are assigned same analog channel, the watch that sets the range of the voltage is possible.

#### 3.23.2.7 AD Conversion Time

AD conversion of one time is 120 clocks that include sampling clock. The AD conversion clock can be selected from 1/1 to 1/7 of  $f_{\rm IO}$  by ADCLK<ADCLK2:0>. To assure conversion accuracy, the AD conversion clock frequency need to select 12 MHz and under, i.e., AD conversion time need to select 10  $\mu$ s and over.

#### 3.23.2.8 Storing and Reading the AD Conversion Result

Conversion results are stored into AD conversion result high/low register (ADREG0H/L to ADREG5H/L).

In Channel Fixed Repeat Conversion mode, conversion results are stored into the ADREG0H/L to ADREG3H/L sequentially.

In other modes, the AD conversion result of channel AN0, AN1, AN2, AN3, AN4, and AN5 is stored in ADREG0H/L, ADREG1H/L, ADREG2H/L, ADREG3H/L, ADREG4H/L, and ADREG5H/L respectively.

Table 3.23.1 shows the relationships between the analog input channels and the AD conversion result registers.

	AD Conversion Result Registers					
Analog Input Channel (Port G)	Conversion Modes other than at right	Channel Fixed Repeat Conversion Mode (every fourth conversion)				
AN0	ADREG0H/L	ARRECOLUI 4				
AN1	ADREG1H/L	ADREG0H/L ←				
AN2	ADREG2H/L	ADREG1H/L				
AN3	ADREG3H/L	↓ ADREG2H/L				
AN4	ADREG4H/L	ADREGEN/L				
AN5	ADREG5H/L	ADREG3H/L				

Table 3.23.1 Relationships between Analog Input Channels and AD Conversion Result Registers

Note: For detect a overrun error thoroughly, read the AD conversion result register high at first and read the AD conversion result register low at second. If OVRn="0" and ADRnRF="1", a correct conversion result was obtained.

### 3.23.2.9 Data Polling

When the results of AD conversion are processed by means of data polling without using interrupts, ADMOD0<EOS> should be polled. After confirming ADMOD0 <EOS>="1", read the AD conversion result register.

Setting example:

1. Convert the analog input voltage on the AN3 pin and write the result to memory address 2800H using the AD interrupt(INTAD) processing routine.

Main routine

```
5
INTEAD
                            0
                                                  Enable INTAD and set it to interrupt level 4.
                        0
ADMOD1
                            0
                                                  Set pin AN3 to be the analog input channel.
                     1
                        0
                                0
                                    Λ
                                       1
                                           1
ADMOD0
                 X X 0
                            0
                                0
                                                  Start conversion in channel fixed single conversion mode.
Interrupt routine processing example
                                                  Read value of ADREG3L and ADREG3H into 16-bits
             ← ADREG3
                                                  general-purpose register WA.
WA
             ← >>6
                                                  Shift contents read into WA six times to right and zero fill
                                                  upper bits.
(2800H)
                                                  Write contents of WA to memory address 2800H.
             ← WA
```

This example repeatedly converts the analog input voltages on the three pins AN0, AN1 and AN2, using channel scan repeat conversion mode.

```
INTFAD
                                                 Disable INTAD.
                    0
                        0
ADMOD1
                           0
                               0
                                   0
                                          0
                                                 Set pins AN0 to AN2 to be the analog input channels.
                        0
ADMOD0
                    Χ
                       0
                          0
                               0
                                  1
                                      1
                                                 Start conversion in channel scan repeat conversion mode.
```

3. Convert the analog input voltage on the AN2 pin as a high-priority AD conversion, and write the result to memory address 2A00H using the High-priority AD interrupt(INTADHP) processing routine.

```
Main routine
INTFAD
                                                 Enable INTADHP and set it to interrupt level 6.
                        0
ADMOD1
                        0
                            0
                               0
                                   0
                                                 DAC On.
ADMOD3
                               0
                                                 Set pin AN2 to be the analog input channel.
ADMOD2
                                                 Start a high-priority AD conversion by software.
                 0
                    0 0 0
                               1
Interrupt routine processing example
             ← ADREGSP
                                                 Read value of ADREGSPL and ADREGSPH into 16-bits
                                                 general-purpose register WA.
```

WA  $\leftarrow$  >> 6 Shift contents read into WA six times to right and zero fill upper bits.

(2A00H) ← WA Write contents of WA to memory address 2A00H.

4. Convert the analog input voltage on the AN4 pin as a normal AD conversion of a channel fixed single conversion mode. And then if its conversion result is greater or equal than the value of (ADCM0REGL/H), write the result to memory address 2C00H using the AD monitor function interrupt (INTADM) processing routine.

Main routine INTEAD Enable INTAD and set it to interrupt level 3. ADMOD5 0 0 0 Set the analog input channel AN4 for AD monitor function 0. ADMOD4 Enable the AD monitor function0 and AD monitor function interrupt 0. Set "a conversion result ≥ AD conversion result compare criterion register" for generation condition of monitor function interrupt 0. ADMOD1 Set pin AN4 to be the analog input channel. 0 1 0 0 0 0 ADMOD0 0 0 0 0 Start a normal AD conversion by software. 1 Interrupt routine processing example Read value of ADREG4L and ADREG4H into 16-bits WA ← ADREG4 general-purpose register WA. WA

WA ← >> 6 Shift contents read into WA six times to right and zero fill upper bits.

(2C00H) ← WA Write contents of WA to memory address 2C00H.

X : Don't care, —: No change

TOSHIBA TMP92CZ26A

# 3.24 Watchdog Timer (Runaway detection timer)

The TMP92CZ26A contains a watchdog timer of runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset. (The level of external  $\overline{\text{RESET}}$  pin is not changed.)

### 3.24.1 Configuration

Figure 3.24.1 is a block diagram of the watchdog timer (WDT).




Figure 3.24.1 Block Diagram of Watchdog Timer

Note: It needs to care designing the total machine set, because Watchdog timer can't operate completely by external noise.

### 3.24.2 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1:0> has elapsed. The watchdog timer must be cleared "0" in software before an INTWD interrupt will be generated. If the CPU malfunctions (e.g., if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (runaway) due to the INTWD interrupt and in this case it is possible to return to the CPU to normal operation by means of an anti-malfunction program.

The watchdog timer begins operating immediately on release of the watchdog timer reset.

The watchdog timer is halted in IDLE1 or STOP mode. The watchdog timer counter continues counting during bus release (when  $\overline{BUSAK}$  goes low).

When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 mode.

The watchdog timer consists of a 22-stage binary counter which uses the clock ( $f_{IO}$ ) as the input clock. The binary counter can output  $2^{15}/f_{IO}$ ,  $2^{17}/f_{IO}$ ,  $2^{19}/f_{IO}$  and  $2^{21}/f_{IO}$ . Selecting one of the outputs using WDMOD<WDTP1:0> generates a watchdog timer interrupt when an overflow occurs.




Figure 3.24.2 Normal Mode

The runaway detection result can also be connected to the reset pin internally.

In this case, the reset time will be 32 clocks ( $102.4 \,\mu s$  at  $f_{OSCH} = 10$  MHz) as shown in Figure 3.24.3. After a reset, the clock  $f_{IO}$  is divided  $f_{SYS}$  by two, where  $f_{SYS}$  is generated by dividing the high-speed oscillator clock ( $f_{OSCH}$ ) by sixteen through the clock gear function




Figure 3.24.3 Reset Mode

**TOSHIBA** 

### 3.24.3 Control Registers

The watchdog timer (WDT) is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode registers (WDMOD)
  - 1. Setting the detection time for the watchdog timer in <WDTP1:0>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway.

On a reset this register is initialized to WDMOD<WDTP1:0> = 00.

The detection time for WDT is  $2^{15}/f_{\rm IO}$  [s]. (The number of system clocks is approximately 65, 536.)

2. Watchdog timer enable/disable control register <WDTE>

At reset, the WDMOD<WDTE> is initialized to "1", enabling the watchdog timer.

To disable the watchdog timer, it is necessary to clear this bit to "0" and to write the disable code (B1H) to the watchdog timer control register (WDCR). This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to "1".

3. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR> is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control registers (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

• Enable control

Set WDMOD<WDTE> to "1".

Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

```
WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).
```

Note1: If it is used disable control, set the disable code (B1H) to WDCR after write the clear code (4EH) once. (Please refer to setting example.)

Note2: If it is changed Watchdog timer setting, change setting after set to disable condition once.

TOSHIBA TMP92CZ26A




Figure 3.24.4 Watchdog Timer Mode Register




Figure 3.24.5 Watchdog Timer Control Register

TOSHIBA

## 3.25 Power Management Circuit (PMC)

The TMP92CZ26A incorporates a power management circuit (PMC) for managing power supply in standby state as protective measures against leak current in fine-process products. The following six power supply rails are available.

· Analog power supply : AVCC & AVSS (for ADC)

3V-A, 3V-B digital I/O power supply
DVCC3A, 3B & DVSSCOM (for general pins)
DVCC1A & DVSSCOM (for general circuits)
DVCC1B & DVSSCOM (for RTC, PMC)

• 1.5V-C oscillation power supply : DVCC1C & DVSS1C

(for high-frequency oscillator, PLL)

TMP92CZ26A

Each power supply rail is independent of one another (VSS is partially shared).

Of the six power supply rails, those that are supplied in Power Cut Mode are the power supply rail for external pins (DVCC-3A, DVCC-3B), the power supply rail for ADC (AVCC), and the power supply rail for RTC and backup RAM (DVCC-1B). DVCC1A and DVCC1C power supply rails are isolated internally with their signals cut off so that no flow-through current will be generated in the LSI when the power is turned off.

#### • DVCC-3A, DVCC-3B

This 3V rail supplies power for holding external pins, controlling ON/OFF of external power supplies, and interrupt input to release standby state.

#### AVCC

This 3V rail supplies power in the touch panel interface for interrupt input to release standby state.

#### • DVCC-1B

This 1.5V rail supplies power to the RTC, 16 Kbytes of RAM, and PMC.




Figure 3.25.1 Power Supply System

**TOSHIBA** 

### 3.25.1 SFR

PMCCTL (02F0H)

	7	6	5	4	3	2	1	0
bit symbol	PCM_ON					=	WUTM1	WUTM0
Read/Write	R/W					W	R/W	R/W
After system reset	0					0	0	0
After hot reset	Data retained					_	Data retained	Data retained
Function	Power Cut Mode 0: Disable 1: Enable					Always write "0" Always read as "0"	Warm-up ti 00: 29 (15. 01: 210 (31 10: 211 (62 11: 212 (12	625 ms) 1.25 ms) 2.5 ms)

Note: After wake-up interruption, internal wake-up timer count setting register value:<WUTM1:0>, and after about 77us, external PWE terminal change from low level to high level. Additionally after more about 92us, internal reset signal will be released. We recommend to confirm actual performance on final set, because the time to be stable all voltage level and power supply circuit are difference characteristics every final set.

The following operations are affected by the setting of the <PCM\_ON> bit.

	PCM_ON = 1	$PCM_ON = 0$
External interrupt input	No interrupt HOT_RESET signal assert	Interrupt
Operation after reset	-	Startup depending on the AM1 and AM0 pins
Operation after hot reset	Startup from boot ROM regardless of the AM1 and AM0 pins and jump to internal RAM area.	-
Warm-up counter	A change in the PWE pin level is used as a trigger to start counting the low-frequency clock for releasing HOT_RESET.	Counter stopped

#### 3.25.2 Detailed Description of Operation

This section explains the procedures for entering and exiting the Power Cut Mode.

Entering the Power Cut Mode

When to enter the Power Cut Mode, the CPU needs to be operating in the internal RAM. Low frequency clock (XT) must be enable condition.

It is also necessary to disable interrupt requests, stop DMA operations, WDT and AD converter. Next, set the output pins to function as ports through the Pn, PnCR and PnDR registers. At this time, PM7 should be set as PWE. Of the external interrupt pins, those to be used for waking up from the Power Cut Mode should be set as input pins with interrupt enabled.

About trigger of interruption, only rising edges are effective among selectable interruption pins. When INT4 is used as TSI, the de-bounce circuit should be disabled.

Then, set the warm-up time for waking up from Power Cut Mode in PMCCTL<WUTM1:0>. Write the wake-up program at addresses from 46000H to 49FFFH in the internal RAM.

Should be written all initialize sequence including WDT in this program.

Finally, stop the PLL and set PMCCTL<PCM\_ON> to "1" to enter the Power Cut Mode.

At this time, the RESET (HOT\_RESET) signal is asserted for all the circuits excluding external I/O and PMC.

Note: As soon as PMCCTL<PCM\_ON> is set to "1", the power management signal (PWE) changes from "1" to "0" and external power supplies are turned off.

#### 1. Prepare to shift Power Cut Mode

(1) Set the warm-up time: PMCCTL<WUTM1:0>

After wake-up interruption, internal wake-up timer count setting register value:<WUTM1:0>, and after about 77us, external PWE terminal change from low level to high level. Additionally after more about 92us, internal reset signal will be released. We recommend to confirm actual performance on final set, because the time to be stable all voltage level and power supply circuit are difference characteristics every final set.

Warm-up time can be selected among 15.625ms, 31.25ms, 62,5ms and 125ms.

(2) Prepare the initial program after Warm-up (46000H~49FFFH)

After wake-up, jump to Boot ROM, and Boot ROM process distinguish only bit 7 of PMCCTL register. All initialize setting including WDT setting must be written in fixed RAM area (46000H~49FFFH).

(3) Control of low frequency clock (XT)

Power Management Circuit operates by low frequency clock. Low frequency clock (XT) must be enable condition

#### 2. Operation Sequence

(1) Execution area of program must shift to internal RAM area.

Before shifting Power Cut Mode, it must stop all the source which might be disturbed to shift Power Cut Mode.

- a. Disable Watch Dog Timer operation
- b. Disable A/D converter operation
- c. Disable all DMA function
  - Disable LCDC
  - Auto refresh of SDRAM (We recommend to use self refresh mode)
  - Disable DMAC
- (2) Fix to port condition (Pn, PnCR, PnFC, PnDR)

Fix port condition and set external interrupt mode to wake-up trigger.

When INT4 is used as TSI, the de-bounce circuit should be disabled.

- (3) Disable interruption (DI)
- (4) Stop PLL operation
- (5) Shift to Power Cut Mode (PMCCTL<PCM\_ON>= "1")

**TOSHIBA** 

#### • Exiting the Power Cut Mode

The Power Cut Mode can be exited by external or internal interruption. (It inhibits to exit the Power Cut Mode by reset when DVCC1A is cut off. Reset must be asserted after supplying power to DVCC1A and waiting for its voltage to fully stabilize.) The interrupts that can be used to exit the Power Cut Mode are RTC interrupt, INTO to INT7 (TSI interrupt) and INTKEY interrupt.

Source	Symbol	Note
RTC	INTRTC	
	INT0	Only support "Rising Edge"
	INT1	Only support "Rising Edge"
	INT2	Only support "Rising Edge"
	INT3	Only support "Rising Edge"
External	INT4	When TSI, need to disable de-bounce circuit
		Only support "Rising Edge"
	INT5	Only support "Rising Edge"
	INT6	Only support "Rising Edge"
	INT7	Only support "Rising Edge"
l/av	INITIZEV	KI0~KI8
Key	INTKEY	Only support "Falling Edge"

Table 3.25.1 Wake-up triggers

When an interrupt request is accepted, the power management signals (PWE) changes from "0" to "1" and power is supplied to each block that has been cut off. After the warm-up time set in PMCCTL<WUTM1:0> has elapsed, HOT\_RESET is automatically released and the CPU starts up from the internal boot ROM regardless of the external AM pin state. All external ports retain the state before entering the Power Cut Mode except for the PnDR setting which is released upon release of HOT\_RESET.

- \* Output pin Hi-Z state  $\rightarrow$  "1" or "0" output
- \* Input pin input gate OFF → Input pin input gate ON


The internal boot ROM first checks the PMCCTL < PCM\_ON> bit in the PMC. If this bit is set to "1", execution jumps to address 46000H in the internal RAM before making all initial settings. The < PCM\_ON> bit in the PMC is cleared to "0" by software.

- Note 1: The interrupt that released the Power Cut Mode, whichever it is, does not activate any interrupt operation. Nor is it possible to identify which interrupt released the Power Cut Mode.
- Note 2: Once the PMCCTL<PCM\_ON> bit is set to "1", it remains in this state. To re-enter the Power Cut Mode, it is necessary to set this bit to "0" once and then to "1" again. At this time, a minimum of 31 us must be inserted between setting <PCM\_ON> to "0" and "1".
- Note 3: Since the Power Cut Mode is exited using the boot ROM, some settings must be made by software. Be careful about this point.

BROMCE
(016CH)

		7	6	5	4	3	2	1	0
₹	Bit symbol						CSDIS	ROMLESS	VACE
	Read/Write							R/W	
	After reset						1	0	1
	Function						NAND Flash area CS output 0: Enable 1: Disable	Boot ROM 0: Used 1: Not used	Vector address conversion 0: Disable 1: Enable

### 3.25.3 Detailed Description of Timing



Internal HOT\_RESET assert to dead circuit only. (DVCC1A &DVCC1C circuit)

- 1. If it is set PMCCTL<PCM\_ON>="1", shift the Power Cut Mode, however, it spends 3-clock times maximum (around 92μS) to shift from normal mode to Power Cut Mode. And the wake-up triggers during this 3-clock times, are ignored.
- 2. It spends 2.5-clock times maximum (around 77μS) from the trigger to wake-up to rise-up the PWE terminal.
- 3. After wake-up from Power Cut Mode, reset to "0" the PMCCTL<PCM\_ON> bit by soft ware. If you want to shift Power Cut Mode again, need to wait 1-clock time minimum (around 31μS).
- 4. The wake-up triggers during waking-up, are ignored.
- 5. After Warm-up count, and spend 1-clock time (around  $31\mu S$ ), release the DRV setting of every ports. After that, spends 2-clock time (around  $62\mu S$ ), release internal RESET (Hot\_Reset).




Figure 3.25.2 Example External Circuitry for Using the PMC

Figure 3.25.2 shows an example of external circuitry for using the PMC.

In normal mode, the power management pin (PWE) outputs "1" and power is supplied to all the blocks in the TMP92CZ26A.

In the Power Cut Mode, the power management pin (PWE) outputs "0" and power is cut off for the internal circuitry excluding the CPU, part of internal RAM, AD converter and RTC to reduce leak current. In the Power Cut Mode, power is supplied to only the I/O (including the AD pins), TSI circuit, 16 Kbytes of internal RAM, low-frequency oscillation circuit, RTC and PMC.

### 3.25.4 Notes of Power sequence

Power ON/Power OFF Sequence (Initial Power ON/Complete Power OFF)


In the power ON sequence (initial power ON), power must be supplied to internal circuits first and then to external circuits, as shown below. In the power OFF sequence (complete power OFF), power must be turned off from external circuits so that internal circuits are turned off last.

Power ON

(DVCC1A, DVCC1B, DVCC1C)  $\rightarrow$  (DVCC3A, DVCC3B, AVCC)

Power OFF

(AVCC, DVCC3A, DVCC3B)  $\rightarrow$  (DVCC1C, DVCC1B, DVCC1A)



Note1: Although it is possible to turn on or off 1.5V and 3.0V rails simultaneously, external pins may temporarily become unstable in this case. Therefore, if there is any possibility that this would affect external devices connected with the TMP92CZ26A, external power supplies should be turned on or off while internal power supplies are stable, as shown in the diagram above.

Note2: In the power ON sequence, 3V rails must not be turned on before 1.5V rails. In the power OFF sequence, 3V rails must not be turned off after 1.5V rails.

TOSHIBA TMP92CZ26A

# 3.25.5 Setting Example

Condition:	Wake-up	trigger=INT4	(TSI)
------------	---------	--------------	-------

org	002000h		
ld	(syscr0),40h	;	Enable low frequency clock
ldw	(wdmod),0b100h	;	Disable WDT
ldw	(admod0),0000h	;	
ldw	(admod2),0000h	;	Disable AD converter
ldw	(admod4),0000h	;	
ld	(Icdctl0),00h	;	Disable DMA operation
ld	(pmfc),80h	;	Set PM7 port to PWE function
ld	(p9fc),40h	;	
ld	(inte34),50h	;	Set INT4 and set level
ld	(tsicr1),00h	;	Disable de-bounce circuit
ld	(pllcr0), 00h	;	Change CPU clock from PLL to fOSCH
ld	(pllcr1), 00h	;	Stop the PLL circuit
ld	(pmcctl),00h	;	Set Warm-up time
di	u //	;	•
ld	(pmcctl),80h	;	Enable <pcm_on> = 1 Shift to Power Cut Mode</pcm_on>

; After Wake-up

org 046000h

 $Id (pmcctl),00h ; Disable < PCM_ON> = 0$ 

# 3.26 Multiply and Accumulate Calculation Unit (MAC)

The TMP92CZ26A includes a multiply-accumulate unit (MAC) capable of 32-bit  $\times$  32-bit + 64-bit arithmetic operations at high speed. The MAC has the following features:

- · One-cycle execution for all MAC operations (excluding register access time)
- Three operation modes : 1) 64-bit + 32-bit  $\times$  32-bit
  - 2) 64-bit -32-bit  $\times 32$ -bit
  - 3) 32-bit  $\times 32$ -bit 64-bit
- · Support for signed/unsigned operations
- · Support for integer operations only

### 3.26.1 Registers

The MAC in the TMP92CZ26A has one control register and three data registers. These registers are connected to the CPU via a 32-bit bus and can be accessed in one system clock (fsys).

### 3.26.1.1 Control Register

The control register is used to control the operation of the MAC.

MAC Control Register

MACCR (1BFCH) Prohibit Read-modify -write

		7	6	5	4	3	2	1	0
	bit Symbol	MOVF	MOPST	MSTTG2	MSTTG1	MSTTG0	MSGMD	MOPMD1	MOPMD0
	Read/Write	R/W	W		R/W		R/W	R/	W
	After reset	0	0	0	0	0	0	0	0
у		Overflow flag	Calculation soft start	Calculation st	art trigger		Sign mode	Calculation m	ode
	Function	0: No overflow 1: Overflow occurred	0:Don't care 1:Start calculation	000: Write to MACMA<7:0> 001: Write to MACMB<7:0> 010: Write to MACMOR<7:0> 011: Write to MACMOR<39:32> 1xx: Write of "1" to <mopst></mopst>			0: Unsigned 1: Signed	00: 64 + 32×3 01: 64 - 32×3 10: 32×32 - 6 11: Reserved	32 64

Note 1: <MOPST> is write-only and it is read as "0".

Note 2: Writing "1xx" to <MSTTG2:0> and writing "1" to <MOPST> can be executed in the same write cycle.

Note 3: <MOVF> is fixed two system clocks ( $f_{SYS}$ ) after calculation is started.

### 3.26.1.2 Data Registers

The data registers are arranged as shown below.

		Data Registers						
	Bits<63:56>	Bits<55:48>	Bits<47:40>	Bits<39:32>	Bits<31:24>	Bits<23:16>	Bits<15:8>	Bits<7:0>
Multiplier A								MACMA
Register					(1BE3H)	(1BE2H)	(1BE1H)	(1BE0H)
Multiplier B								MACMB
Register					(1BE7H)	(1BE6H)	(1BE5H)	(1BE4H)
MAC				MACORH				MACORL
Register	(1BEFH)	(1BEEH)	(1BEDH)	(1BECH)	(1BEBH)	(1BEAH)	(1BE9H)	(1BE8H)

- Note 1: After reset, all the registers are cleared to "0".
- Note 2: Read-modify-write instructions can be used on all the registers.
- Note 3: All the registers can be accessed in long word, word, or byte units.
- Note 4: When MACCR<MSTTG2:0> is set to "0", "001", "010" or "011" and the registers are written in word or byte units, the <7:0> bits of each register must be written last.
- Note 5: The MACORL register is fixed one system clock ( $f_{SYS}$ ) after calculation is started, and the MACORH register is fixed two system clocks ( $f_{SYS}$ ) after calculation is started. Therefore, to read the MACOR register immediately after calculation, be sure to read the MACORL register first.


#### 3.26.2 Description of Operation

#### (1) Calculation mode

The MAC has the following three types of calculation mode. The calculation mode to be used is specified in MACCR<MOPMD1:0>. MACCR<MSMD> is used to select unsigned or signed mode. The operation of each calculation mode is explained below.

#### (a) $64 + 32 \times 32 \text{ mode}$

In this mode, the contents of the MACMA register and the MACMB register are multiplied and the result is added to the contents of the MACOR register. Then, the result is stored back in the MACOR register.



### (b) $64 - 32 \times 32 \text{ mode}$

In this mode, the contents of the MACMA register and the MACMB register are multiplied and the result is subtracted from the contents of the MACOR register. Then, the result is stored back in the MACOR register.

#### (c) $32 \times 32 - 64$ mode

In this mode, the contents of the MACMA register and the MACMB register are multiplied and the contents of the MACOR register are subtracted from the result. Then, the result is stored back in the MACOR register.



#### (d) Sign mode

Both multiply-accumulate and multiply-subtract operations can be executed in unsigned or signed mode.

In signed mode, the MACMA, MACMB, and MACOR registers become signed registers, and the most significant bit is treated as the sign bit and the data set in each register is treated as a two's complement value. Table 3.26.1 shows the range of values that can be represented in each sign mode.

Table 3.26.1 Data Range in Unsigned/Signed Mode

	MACMA, MACMB Registers	MACOR Register
Unsigned	0 ~ 2 <sup>32</sup> –1	0 ~ 2 <sup>64</sup> –1
Signed	$-2^{31} \sim +2^{31}$ -1	$-2^{63} \sim +2^{63}-1$

Use signed mode when the values to be set in the MACMA and MACMB registers are signed (two's complement) data. Even in unsigned mode it is possible to set signed (two's complement) data in the MACOR register to perform additions and subtractions in signed mode.

#### (2) Calculation start trigger

As a trigger to start calculation, writing to the MACMA, MACMB or MACOR register or soft start (MACCR<MOPST>=1) can be selected in MACCR<MSTTG2:0>.

### (3) Overflow flag

When an overflow occurs in the calculation result (see Table 3.26.2), MACCR<MOVF> is set to "1". Once an overflow occurs, MACCR<MOVF> is held at "1" regardless of subsequent calculation results. Since the overflow flag is not automatically cleared by a read operation, it is necessary to write "0" to clear this flag.

Table 3.26.2 Overflow Definitions

Sign Mode	Calculation Result (MACOR register value)	MACCR <movf></movf>
	MACOR $> 2^{64}-1$	1
Signed	$0 \leq MACOR \leq 2^{64} - 1$	0
	MACOR < 0	1
	$MACOR > 2^{63}-1$	1
Unsigned	$-2^{63} \le MACOR \le 2^{63}-1$	0
	$MACOR < -2^{63}$	1

TOSHIBA TMP92CZ26A

#### 3.26.3 Operation Examples

#### (1) Unsigned multiply-accumulate operation

The following shows a setting example for calculating " $33333333 + 111111111 \times 222222222$ ":

```
(MACCR), 0x08
                                  ; Unsigned multiply-accumulate mode
                                   Start calculation by write to MACMB.
           xde, 0x00000000
ld
           xhl, 0x33333333
ld
ld
           xix, 0x11111111
ld
           xiy, 0x2222222
ld
           (MACORL), xhl
                                  ; Write 33333333 to MACORL.
ld
           (MACORH), xde
                                  ; Clear MACORH.
ld
           (MACMA), xix
                                  ; Write 11111111 to MACMA.
ld
           (MACMB), xiy
                                  ; Write 22222222 to MACMB.
                                                                           Calculation start
ld
           xhl, (MACORL)
                                  ; Read lower result 0x41FDB975.
bit
           7, (MACCR)
                                             ; Check over-flow error
           nz, ERROR
                                  ; Go to error routine, if there is over-flow error
jp
ld
           xde, (MACORH)
                                  ; Read upper result 0x02468ACF.
```

#### (2) Signed multiply-subtract operation

The following shows a setting example for calculating "3333333 - 11111111  $\times$  -222222222":

```
ld
           (MACCR), 0x25
                                  ; Signed multiply-subtract mode
                                   Start calculation by write of "1" to <MOPST>.
ld
           xde, 0x00000000
ld
           xhl, 0x33333333
ld
           xix, 0x11111111
ld
           xiy, 0xDDDDDDDE
                                  ; -2222222
ld
           (MACORL), xhl
                                  ; Write 33333333 to MACORL.
ld
           (MACORH), xde
                                  ; Clear MACORH.
ld
           (MACMA), xix
                                  ; Write 11111111 to MACMA.
ld
           (MACMB), xiy
                                  ; Write -22222222 to MACMB.
set
           5, (MACCR)
                                                                           Calculation start
           xhl, (MACORL)
                                  ; Read lower result 0x41FDB975.
ld
bit
           7, (MACCR)
                                             ; Check over-flow error
           nz, ERROR
                                  ; Go to error routine, if there is over-flow error
jp
           xde, (MACORH)
                                  ; Read upper result 0x02468ACF.
```

### (3) Unsigned multiply-accumulate operation (two multiply-accumulate operations)

The following shows a setting example for calculating "(33333333 + 111111111  $\times$  222222222) + (11111111  $\times$  44444444)":

ld	(MACCR), 0x08	; Unsigned multiply-accumulate mode
		Start calculation by write to MACMB.
ld	xde, 0x00000000	
ld	xhl, 0x33333333	
ld	xix, 0x11111111	
ld	xiy, 0x2222222	
ld	xiz, 0x4444444	
ld	(MACORL), xhl	; Write 33333333 to MACORL.
ld	(MACORH), xde	; Clear MACORH.
ld	(MACMA), xix	; Write 11111111 to MACMA.
ld	(MACMB), xiy	; Write 22222222 to MACMB. ← Calculation start
ld	(MACMB), xiz	; Write 44444444 to MACMB.   Calculation start
ld	xhl, (MACORL)	; Read lower result 0x5F92C5F9.
bit	7, (MACCR)	; Check over-flow error
jp	nz, ERROR	; Go to error routine, if there is over-flow error
ld	xde, (MACORH)	; Read upper result 0x06D3A06D.

TOSHIBA TMP92CZ26A


### 3.27 Debug Mode

The TMP92CZ26A includes a debug support unit (DSU) for enabling on-board debugging.

The DSU has 9 debug pins for interfacing with an external emulator via a DSU connector to be mounted on the target board and a DSU connecting cable. For details about debugging, please refer to the instruction manual of the emulation pod to be used.

This section provides product-specific explanations related to debug mode.

#### (1) Connection method



Note: When connecting the TMP92CZ26A and an emulator in debug mode, place the DSU connector on the target board as near (less than 5cm) to the TMP92CZ26A as possible. It is desirable that all the signals are same length.

Recommend connector: SAMTEC FTSH-110-01-DV-EJ

### (2) How to enter debug mode

Debug mode can be entered by setting the  $\overline{\text{DBGE}}$  pin to Low. To return to normal mode from debug mode, be sure to set the  $\overline{\text{DBGE}}$  pin to High and then reset the system using the  $\overline{\text{RESET}}$  pin. In details of debus mode, refer the manual of emulation POD.

(3) Limitations in debug mode

Debug mode has the following limitations:

1) Target reset

While debugging is being performed, the system reset ( $\overline{\text{RESET}}$  pin) of the target (microcontroller) must not be used to reset the controller and microcontroller. Instead, reset should be performed from the controller. (For details, please refer to the instruction manual of the emulation pod to be used.)

\* If reset from the microcontroller by the RESET pin may clash the register information and internal RAM data in the CPU, including not only programs but also breakpoint and trace information.

### 2) Pins

In debug mode, a total of 9 pins (PZ0 to PZ7 in Port Z and PU7 in Port U) are used to connect the TMP92CZ26A with an emulator via a DSU probe for communicating with the controller. For this reason, these 9 pins cannot be debugged. Therefore, if the port control register of each pin is changed in debug mode, the register contents are changed but the function of each pin remains the same.

### Port Z Register

PZ (0068H)

	7	6	5	4	3	2	1	0
bit Symbol	∷∴ PZ7∵∵	PZ6	PZ5	PZ4	⋰PŻ3∵∵	PZ2	PZ1	∵∵PZÒ∵∵
Read/Write				:::::::::::R/	W			
After reset			External p	in data (Outp	out latch is re	set to "0".)		

### Port Z Control Register

PZCR (006AH)

		7	6	5	4	3	2	1	0
	bit Symbol	PZ7C	PZ6C	PZ5C	PZ4C	PZ3C	PZ2C	PZ1C	PZ0C
)	Read/Write					Ÿ:::::::::::::::::::::::::::::::::::::			
	After reset	0	0	0	0	0	0	::::::::::::::::::::::::::::::::::::::	0
	Function				. 0; Input	1: Output			

#### Port Z Function Register

PZFC (006BH

		7	6	5	4	3	2	1	0
	bit Symbol	PZ7F	PZ6F	PZ5F	PZ4F	PZ3F	PZ2F	PZ1F	PZ0F
H)	Read/Write				v	V:-:-:-:			
	After reset	0	0	0	0:	0	0		0
	Function				0: F	ort ::::			

### Port Z Drive Register

PZDR (009AH)

		7	6	5	4	3	2	1	0
	bit Symbol	PZ7D	PZ6D	PZ5D	PZ4D	PZ3D	PZ2D	.∵PZ1D ∵	PZ0D
)	Read/Write				R/	Ŵ:			
	After reset	::::: <b>:</b>	1:1:1:1:1:1:1	:::::1:::::::		::::: <b>1</b> ::::::	:::::1::::::	:::::1:::::::	::::: <u>1</u> ::::::
	Function			input/output	buffer drive r	egister for st	andby mode		

Note: Although it is possible to write to shaded bits, writing to these bits has no effect (the DSU communication function is given a higher priority).

TOSHIBA

# Port U Register

PU (00A4H)

	7	6	5	4	3	2	1	0			
Bit Symbol	PU7	PU6	PU5	PU4	PU3	PU2	PU1	PU0			
Read/Write			R/W								
After reset			External pin data (Output latch is reset to "0".)								

Port U Control Register

PUCR (00A6H)

			<u> </u>						
	7	6	5	4	3	2	1	0	
Bit Symbol	PU7C	PU6C	PU5C	PU4C	PU3C	PU2C	PU1C	PU0C	
Read/Write			W						
After reset	0	0	0	0	0	0	0	0	
Function			0: Input 1: Output						

# Port U Function Register

PUFC	
(00A7H)	١
(00A/11)	,

		7	6	5	4	3	2	1	0			
	Bit Symbol	.∵PU7F	PU6F	PU5F	PU4F	PU3F	PU2F	PU1F	PU0F			
)	Read/Write					W		_				
	After reset	· · · · · · · · · · · · · · · · · · ·	0	0	0	0	0	0	0			
	Function			0: Port 1: Data bus for LCDC (LD23 to LD16)								
				Note: When LD23 to LD16 are used, set <punc> to "1".</punc>								

### Port U Drive Register

PUDR (009CH)

	7	6	5	4	3	2	1	0	
Bit Symbol	PU7D:	PU6D	PU5D	PU4D	PU3D	PU2D	PU1D	PU0D	
Read/Write			RW						
After reset	1	1	1	1	1	1	1	1	
Function			Input/output buffer drive register for standby mode						

Note: Although it is possible to write to shaded bits, writing to these bits has no effect (the DSU communication function is given a higher priority).

### 3) Boot function

In this LSI, we support boot function, however, this boot function is not available in debug mode. (It is inhibit to set  $\overline{DBGE}$  ="0", AM0="1" and AM1="1" at the same time.)

#### 4) PMC function

In debug mode, the PMC function for cutting off the power supply to internal circuitry and reducing standby current is not also available.

BROMCR Register Specifications in Debug Mode

BROMCR (016CH)

	7	6	5	4	3	2	1	0
Bit symbol						CSDIS	ROMLESS	VACE
Read/Write							R/W	
After reset						1	1*	1/0
Function						NAND Flash area CS output 0: Enable 1: Disable	Boot ROM 0: Used 1: Not used	Vector address conversion 0: Disable 1: Enable

PMCCTL (02F0H)

	7	6	5	4	3	2	1	0
bit symbol	PCM_ON					=	WUTM1	WUTM0
Read/Write	R/W					W	R/W	R/W
After system reset	0					0	0	0
After hot reset	Data retained					-		_
Function	Power Cut Mode 0: Disable 1: Enable					Always write "0".  Always read ad "0".	Warm-up tim 00: 2 <sup>9</sup> (15.62 01: 2 <sup>10</sup> (31.29 10: 2 <sup>11</sup> (62.5 11: 2 <sup>12</sup> (125 r	5 ms) 5 ms) ms)

Note: Even if the <PCM\_ON> bit is set to "1", the Power Cut Mode cannot be entered (the external PWE pin is not set to "0").

#### 5) Data bus occupancy

The TMP92CZ26A includes three controllers (LCD controller, SDRAM controller and DMAC) that function as bus masters apart from the CPU. Therefore, it is necessary to estimate the bus occupancy time of each bus master and control each function accordingly to ensure proper operation of each function. (For details, please refer to the chapter on the DMA controller.)

In debug mode, in addition to the operations of these bus masters, a steal program that runs in the background must also be taken into account in programming. When the program stops at a breakpoint (including step execution), the CPU operation is halted but the LCD controller, SDRAM controller and DMA controller remain active. At this time, the steal program also runs in the background. Once the steal program obtains the bus, it occupies the bus for 80 times of debug transmission clock (LH\_SYNCLK) maximum. Therefore, in some cases, other DMA operations (LCD display, DMAC data transfer, SDRAM refresh) may not be performed at desired timing.




Figure 3.27.1 Example of Data Bus Occupancy Timing in Non-Debug Mode

Figure 3.27.1 shows an example of data bus occupancy timing in non-debug mode, depicting the LHSYNC signal, LCP0 signal, and LD-bus signal for transferring data from the LCD controller to the LCD driver, and the LCD DMA operation timing for reading data from the display RAM.

If HDMA is asserted immediately before the DMA operation for the LCD (LCD DMA operation 1) is started, this operation must wait until HDMA is finished before it can be performed (LCD DMA operation 2).

Taking the above into account, it is necessary to ensure that each LCD DMA operation is finished before the next LCD driver output is started.




Figure 3.27.2 Example of Data Bus Occupancy Timing in Debug Mode

Figure 3.27.2 shows an example of data bus occupancy timing in debug mode. If the steal program issues a wait request immediately before the DMA operation for the LCD (LCD DMA operation 1) and HDMA (HDMA operation 1) are asserted, these operations must wait until the steal program is finished before they can be performed. (LCD DMA is given a higher priority than HDMA in bus arbitration. This means that bus requests is

sued for LCD DMA and HDMA while the steal program is running are processed in the order of LCD and HDMA (LCD DMA operation 2  $\rightarrow$  HDMA operation 2) regardless of the order in which they are issued.)

Taking the above into account, it is necessary to ensure that each LCD DMA or HDMA operation is finished before the next LCD driver output is started.

In other words, to avoid abnormal operation in debug mode, the maximum duration of HDMA operation time must be set so that it does not interfere with LCD DMA operation. Alternatively, the LHSYNC period should be adjusted to accommodate a wait request by the steal program (80 times of transmission for debug clock: LH\_SYNCLK), although this slightly reduces the LCD display quality.

**TOSHIBA** 

# 4. Electrical Characteristics (Tentative)

# 4.1 Maximum Ratings

Symbol	Contents	Rating	Unit
DVCC3A DVCC3B		-0.3 to 3.9	
DVCC1A DVCC1B DVCC1C	Power Supply Voltage	-0.3 to 3.0	V
AVCC		-0.3 to 3.9	
VIN	Input Voltage	-0.3 ~ DVCC3A/3B+0.3 (Note1) -0.3 to AVCC + 0.3 (Note2)	V
IOL	Output Current (1pin)	15	mA
IOH	Output Current (1pin)	-15	mA
$\Sigma$ IOL	Output Current (total)	80	mA
$\Sigma$ IOH	Output Current (total)	-50	mA
$P_{D}$	Power Dissipation (Ta = 85°C)	600	mW
TSOLDER	Soldering Temperature (10s)	260	°C
TSTG	Storage Temperature	-65 to 150	°C
TOPR	Operation Temperature	-0 to 70	°C
TOPR	Operation Temperature (80MHz)	-0 to 50	°C

Note1: If setting it, don't exceed the Maximum Ratings of DVCC3A (PV port and PW port are DVCC3B).

Note2: In PG0 to PG5, P96,P97,VREFH,VREFL maximum ratings for AVCC is applied.

Note3: The maximum ratings are rated values that must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products that include this device, ensure that no maximum rating value will ever be exceeded.

Point of note about solderability of lead free products (attach "G" to package name)

Test parameter	Test condition	Note
Solderability	Solder bath temperature = 230°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux	Pass: solderability rate until forming
	Solder bath temperature =245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (use of lead free)	≥ 95%

# 4.2 DC Electrical Characteristics

Symbol	Parameter	Parameter Min Typ.		Max	Unit	Cond	lition
DVCC 3A	General I/O Power Supply Voltage (DVCC=AVCC) (DVSSCOM=AVSS=0V)	3.0	3.3	3.6	V	X1=6 to 10MHz	
DVCC 1A	Internal Power A					CPU CLK (60MHz)	XT1=30 to 34KHz
DVCC 1B	Internal Power B	1.4	1.5	1.6	V	CPU CLK (80MHz)	
DVCC 1C	High CLK oscillator and PLL Power						
VILO	Input Low Voltage for D0 to D7 P10 to P17 (D8 to 15), P60 to P67 P71 to P76, P90 PC4 to PC7, PF0 to PF5 PG0 to PG5, PJ5 to PJ6 PN0 to PN7, PP1 to PP2 PR0 to PR3, PT0 to PT7 PU0 to PU7, PX5, PX7		-	0.3×DVCC3A		3.0 DVCC3A 3.6	
VIL1	Input Low Voltage for PV0 to PV2, PV6 to PV7, PW0 to PW7	-0.3	_	0.3×DVCC3B	V	3.0 DVCC3B 3.6	
VIL2	Input Low Voltage for P91 to P92, P96 to P97, PA0 to PA7 PC0 to PC3, PP3 to PP5, PZ0 to PZ7, RESET		_	0.25 × DVCC3A		3.0 DVCC3A 3.6	
VIL3	Input Low Voltage for AM0 to AM1, DBGE		_	0.1 x DVCC3A		3.0 DVC	C3A 3.6
VIL4	Input Low Voltage for X1		_	0.1×DVCC1C		1.4 DVC	C1C 1.6
VIL5	Input Low Voltage for XT1		_	0.15 ×DVCC3A		3.0 DVC	C3A 3.6

Note: Above power supply range is premised that all power supply of same system is equal.  $(DVCC1A = DVCC1B = DVCC1C \ or \ DVCC3A = DVCC3B = AVCC)$ 

Symbol	Parameter	Min	Тур.	Max	Unit	Condition
VIH0	Input High Voltage for D0 to D7 P10 to P17 (D8 to 15), P60 to P67 P71 to P76, P90 PC4 to PC7, PF0 to PF5 PG0 to PG5, PJ5 to PJ6 PN0 to PN7, PP1 to PP2 PR0 to PR3, PT0 to PT7 PU0 to PU7, PX5, PX7	0.7 × DVCC3A	-	DVCC3A + 0.3		3.0 DVCC3A 3.6
VIH1	Input High Voltage for PV0 to PV2, PV6 to PV7, PW0 to PW7	0.7 × DVCC3B	_	DVCC3B + 0.3	V	3.0 DVCC3B 3.6
VIH2	Input High Voltage for P91 to P92, P96 to P97, PA0 to PA7 PC0 to PC3, PP3 to PP5, PZ0 to PZ7, RESET	0.75 × DVCC3A	-	DVCC3A + 0.3		3.0 DVCC3A 3.6
VIH3	Input High Voltage for AM0 to AM1, DBGE	0.9 × DVCC3A	-	DVCC3A + 0.3		3.0 DVCC3A 3.6
VIH4	Input High Voltage for X1	0.9×DVCC1C	_	DVCC1C + 0.3		1.4 DVCC1C 1.6
VIH5	Input High Voltage for XT1	0.85× DVCC3A	_	DVCC3A + 0.3		3.0 DVCC3A 3.6

Symbol	Parameter	Min	Тур.	Max	Unit	Co	ndition
VOL1	Output Low Voltage1 P90 to P92, PC0 to PC3, PC7 PF0 to PF5, PK1 to PK7 PM1 to PM2, PM7 PN0 to PN7, PP1 to PP7 PV0 to PV7, PW0 to PW7, PX5, PX7	-	-	0.4		IOL = 0.5mA	A, 3.0 DVCC3A
VOL2	Output Low Voltage2 Except VOL1 output pin					IOL = 2mA, 3.0 DVCC3A	
VOH1	Output High Voltage1 P90 to P92, PC0 to PC3, PC7 PF0 to PF7, PK1 to PK7 PM1 to PM2, PM7 PN0 to PN7, PP1 to PP7 PV0 to PV7, PW0 to PW7 PX5, PX7	2.4	-	-	V	IOH = -0.5mA, 3.0 DVCC3A  IOH = -2mA, 3.0 DVCC3A	
VOH2	Output High Voltage2 Except VOL1 output pin						
VOL(T)	Output Low Voltage for P96(PX), P97(PY)-pins	-	-	0.2		IOL(T)=6.6mA	3.0 DVCC3A 3.6
VOH(T)	Output High Voltage for P96(PX), P97(PY)-pins	VCC-0.2	-	-		IOH(T)=-6.6mA	3.0 DVCC3A 3.0
ILI	Input Leakage Current	_	0.02	±5	μΑ	0.0 Vii	n DVCC3A
ILO	Output Leakage Current	-	0.05	±10	μА	0.2 Vin	DVCC3A-0.2V
RRST	Pull Up/Down Resistor for RESET, PA0 to PA7, P96	30	50	70	ΚΩ		
CIO	Pin Capacitance	_	_	10	pF	fc=1MHz	
VTH	Schmitt Width for P91 to P92, P96 to P97, PA0 to PA7, PC0 to PC3, PP3 to PP5, PZ0 to PZ7, RESET	0.6	0.8	1.0	V	3.0 DVCC3A 3.6	

Note1 : Typical values are value that when  $Ta = 25^{\circ}C$  and Vcc = 3.3 V unless otherwise noted.

Note2 : This data shows exept "debug mode"

Symbol	Parameter	Min	Тур.	Max	Unit		Condition	
	NORMAL (note2)	_	15	30			DVCC3A,3B = 3.6V	
	NORWAL (Hotez)		45	60	mA.	PLL_ON	DVCC1A,1B,1C = 1.6V	
	IDLE2	_	0.5	1		f <sub>SYS</sub> =80MHz	DVCC3A,3B = 3.6V	
	IDLEZ		28	45			DVCC1A,1B,1C = 1.6V	
	NORMAL (note2)	=	12	23	1117		DVCC3A,3B = 3.6V	
	NORWAL (Hotez)		34	45		PLL_ON	DVCC1A,1B,1C = 1.6V	
	IDLE2	_	0.4	0.8	<u> </u>	f <sub>SYS</sub> =60MHz	DVCC3A,3B = 3.6V	
	IDEEZ		21	34			DVCC1A,1B,1C = 1.6V	
	IDLE1	=	12	45	μА	PLL_OFF	DVCC3A,3B = 3.6V	
			200	3200	μ	f <sub>SYS</sub> =10MHz	DVCC1A,1B,1C = 1.6V	
	Power Cut Mode (WITH PMC function)	-	6	35		Ta 70	DVCC3A=3.6V DVCC3B=3.6V	
ICC				30		Ta 50	AVCC=3.6V	
			2	50	μΑ	Ta 70	DVCC1A=0V DVCC1B=1.6V DVCC1C=0V	
				35		Ta 50	XT=32KHz X=OFF	
		-		35	,	Ta 70	DVCC3A=3.6V	
	STOP		6	30		Ta 50	DVCC3B=3.6V AVCC3.6V	
			200	800		Ta 70	DVCC1A=1.6V DVCC1B=1.6V	
				600		Ta 50	DVCC1C=1.6V XT=OFF X=OFF	

Note1 : Typical values are value that  $\,$  when Ta = 25  $^{\circ}C$  and Vcc = 3.3 V unless otherwise noted.

Note2: ICC measurement conditions (NORMAL, SLOW):

All functions are operational; output pins except bus pin are open, and input pins are fixed. Bus pin CL=50pF (Access toexternal memory at 8-waitsetting )

Note3: This data shows exept "debug mode"

### 4.3 AC Characteristics

The Following all AC regulation is the measurement result in following condition, if unless otherwise noted.

### AC measuring condition

• Clock of top column in above table shows system clock frequency, and "T" shows system clock period [ns].

• Output level: High =  $0.7 \times 3AV_{CC}$ , Low =  $0.3 \times 3AV_{CC}$ 

. Input level: High =  $0.9 \times 3AV_{CC}$ , Low =  $0.1 \times 3AV_{CC}$ 

Note: In table, "Variable" shows the regulation at DVCC3A=3.0V~3.6V, DVCC1A=DVCC1B=DVCC1C=1.4~1.6V.

### 4.3.1 Basic Bus Cycle

### Read cycle

No.	Doromotor	Cumbal	Vari	able	90 MH=	60 MHz	Unit
NO.	Parameter	Symbol	Min	Max	o∪ IVI⊓Z	60 IVITIZ	
1	OSC period (X1/X2)	tosc	100	166.6	-	-	
2	System clock period ( = T)	tCYC	12.5	266.6	12.5	16.6	
3	SDCLK low width	t <sub>CL</sub>	0.5T – 3		3.25	5.3	
4	SDCLK high width	t <sub>CH</sub>	0.5T – 3		3.25	5.3	
5-1	A0 ~ A23 valid $\rightarrow$ D0 ~ D15 input at 0 waits	t <sub>AD</sub>		2.0T – 18.0	7	15.3	
5-2	A0 ~ A23 valid	t <sub>AD6</sub>		6.0T – 18.0	1	82	
5-2	→ D0 ~ D15 input at 4 waits/6 waits	t <sub>AD7</sub>		8.0T - 18.0	82	=	
6-1	${}$ RD falling $\rightarrow$ D0 ~ D15 input at 0 waits	t <sub>RD</sub>		1.5T – 18.0	ı	7	
0-1	RD failing → D0 ~ D15 input at 0 waits	t <sub>RD</sub>		1.5T – 18.0	0.75	-	
6-2	RD falling	t <sub>RD6</sub>		5.5T – 18.0	-	73.6	
0-2	→ D0 ~ D15 input at 4 waits/6waits	t <sub>RD7</sub>		5.5T – 18.0	50.75	-	ns
7-1	RD low width at 0 waits	t <sub>RR</sub>	1.5T – 10		8.75	14.9	
7-2	RD low width at 4 waits	t <sub>RR6</sub>	5.5T – 10		58.75	81.3	
8	A0 ~ A23 valid → RD falling	t <sub>AR</sub>	0.5T – 5		1.25	3.3	
9	$\overline{RD}$ falling $\to$ SDCLK rising	t <sub>RK</sub>	0.5T – 5		1.25	3.3	
10	A0 ~ A23 valid → D0 ~ D15 hold	t <sub>HA</sub>	0		0	0	
11	$\overline{RD}$ rising $\rightarrow$ D0 ~ D15 hold	tHR	0		0	0	
12	WAIT setup time	t <sub>TK</sub>	3		3	5	
13	WAIT hold time	t <sub>KT</sub>	2		2	3	
14	Data byte control access time	t <sub>SBA</sub>		1.5T – 18.0	0.75	7	
15	RD high width	t <sub>RRH</sub>	0.5T – 5		1.25	3.3	

#### AC measuring condition

• Data\_bus, Address\_bus, various function control signal capacitance  $C_L = 50 \text{ pF}$ Note: The operation guarantee temprature: 80MHz: Ta=0~50°C, less than 60MHz: Ta=0~70°C


Write cycle

No.	Parameter	Symbol	Varia	able	80MHz	60MHz	Unit
INO.	raidilletei	Symbol	Min	Max	OUIVII 12	OOIVII 12	Offic
16-1	D0 ~ D15 valid	t <sub>DW</sub>	1.0T – 10.0		-	6.6	
10-1	$\rightarrow$ WR xx rising at 0 waits	t <sub>DW</sub>	1.0T - 6.0		6.5	-	
16-2	D0 ~ D15 valid	t <sub>DW4</sub>	3.0T – 10.0		-	39.8	
10-2	$\rightarrow$ WR xx rising at 2 waits/4 waits	t <sub>DW6</sub>	5.0T - 6.0		56.5	_	
17-1	WR xx low width at 0 waits	t <sub>WW</sub>	1.0T - 7.0		-	9.6	
17-1	WR XX IOW WIGHT At 0 Walts	t <sub>WW</sub>	1.0T – 4.0		8.5	-	
17-2	WR xx low width at 2 waits/4 waits	t <sub>WW4</sub>	3.0T – 7.0		-	42.8	
17-2	WR XX IOW WIGHT at 2 Walts/4 Walts	t <sub>WW6</sub>	5.0T – 4.0		58.5	_	
18	A0 ~ A23 valid → WR falling	t <sub>AW</sub>	0.5T - 5.0		1.25	3.3	
19	$\overline{WR}\ xx\ falling \to SDCLK\ rising$	t <sub>WK</sub>	0.5T - 5.0		1.25	3.3	
20	$\overline{\text{WR}}$ xx rising $\rightarrow$ A0 ~ A23 hold	t <sub>WA</sub>	0.5T - 5.0		1.25	3.3	
21	WR xx rising → D0 ~ D15 hold	t <sub>WD</sub>	0.5T - 5.0		1.25	3.3	
22-1	RD rising → D0 ~ D15 output	t <sub>RDO</sub>	0.5T – 2.0		-	6.3	ns
22-1		t <sub>RDO</sub>	0.5T – 1.0		5.25	-	
22-2	$\overline{RD}$ rising $\rightarrow$ D0 ~ D15 output	t <sub>RDO</sub>	1.5T – 2.0		=	22.9	
22-2	RD fishing → D0 ~ D13 output	t <sub>RDO</sub>	2.5T – 1.0		30.25	-	
23	Write width for SRAM	tswp	1.0T – 7.0		=	9.6	
23	Write Width for SKAW	tswp	1.0T – 4.0		8.5	-	
24	Data byte control ~ end of write	tsbw	1.0T – 7.0		=	9.6	
24	for SRAM	t <sub>SBW</sub>	1.0T – 4.0		8.5	-	
25	Address setup time for SRAM	t <sub>SAS</sub>	0.5T - 5.0		1.25	3.3	
26	Write recovery time for SRAM	tswr	0.5T - 5.0		1.25	3.3	
27	Data cotup time for SPAM	tsds	1.0T – 10.0			6.6	
21	27 Data setup time for SRAM		1.0T - 6.0		6.5	-	
28	Data hold time for SRAM	tSDH	0.5T - 5.0		1.25	3.3	

## AC measuring condition

Note: The operation guarantee Temperature: 80MHz: Ta=0~50°C, less than 60MHz: Ta=0~70°C


### (1) Read cycle (0 waits)



Note1: The phase relation between X1 input signal and the other signals is undefined.


Note2: The above timing chart show an example of basic bus timing. The  $\overline{\text{CSn}}$ ,  $\overline{\text{R/W}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WRxx}}$ ,  $\overline{\text{SRxxB}}$ ,  $\overline{\text{SRWR}}$  pins timing can be adjusted by memory controller timing adjust function.

#### (2) Write cycle (0 waits)




Note1: The phase relation between X1 input signal and the other signals is undefined.

Note2: The above timing chart show an example of basic bus timing. The  $\overline{\text{CSn}}$ ,  $\overline{\text{R/W}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WRxx}}$ ,  $\overline{\text{SRxxB}}$ ,  $\overline{\text{SRWR}}$  pins timing can be adjusted by memory controller timing adjust function.



## (4) Write cycle (1 wait)




# 4.3.2 Page ROM Read Cycle

### (1) 3-2-2-2 mode

			Varia	able			
	Parameter	Symbol	Min	Max	80 MHz	60 MHz	Unit
1	System clock period ( = T)	tcyc	12.5	266.6	12.5	16.6	
2	A0, A1 $\rightarrow$ D0 ~ D15 input	t <sub>AD2</sub>		2.0T – 18	7	15.2	
3	A2 ~ A23 $\rightarrow$ D0 ~ D15 input	t <sub>AD3</sub>		3.0T – 18	19.5	31.8	ns
4	$\overline{RD}$ falling $\rightarrow$ D0 ~ D15 input	t <sub>RD3</sub>		2.5T – 18	13	24	115
5	A0 ~ A23 Invalid → D0 ~ D15 hold	t <sub>HA</sub>	0		0	0	
6	$\overline{\text{RD}}$ rising $\rightarrow$ D0 ~ D15 hold	t <sub>HR</sub>	0		0	0	

#### AC measuring condition

Note: The (a), (b) and (c) of "Symbol" in above table depend on the falling timing of  $\overline{RD}$  pin. The falling timing of  $\overline{RD}$  pin is set by MEMCR0<RDTMG1:0> in memory controller. If MEMCR0<RDTMG1:0> is set to "00", it correspond with (a) in above table, and "01" is (b), "10" is (c).



### 4.3.3 SDRAM controller AC Characteristics


				Vari	able			
	Paramete	er	Symbol	Min	Max	80 MHz	60 MHz	Unit
1	Ref/Active to ref/active	<strc[2:0]>=000</strc[2:0]>	t <sub>RC</sub>	Т		12.5	16.6	
	command period	<strc[2:0]>=110</strc[2:0]>	יאט	7T		87.5	116.2	
2	Active to precharge	<strc[2:0]>=000</strc[2:0]>	tRAS	2T	12210	25.0	33.2	
	command period	<strc[2:0]>=110</strc[2:0]>	'KAO	7T		87.5	116.2	
3	Active to read/write	<strcd>=0</strcd>	t <sub>RCD</sub>	Т		12.5	16.6	
	command delay time	<strcd>=1</strcd>	4KCD	2T		25.0	33.2	
4	Precharge to active	<strp>=0</strp>	t <sub>RP</sub>	Т		12.5	16.6	
	command period	<strp>=1</strp>	TXF	2T		25.0	33.2	
5	Active to active	<strc[2:0]>=000</strc[2:0]>	t <sub>RRD</sub>	3T		37.5	49.8	
	command period	<strc[2:0]>=110</strc[2:0]>	'KKD	7T		87.5	116.2	
6	Write recovery time	<stwr>=0</stwr>	t <sub>WR</sub>	T		12.5	16.6	
	TTHE TOOCTONY LINE	<stwr>=1</stwr>	·VVIX	2T		25.0	33.2	
7	CLK cycle time		t <sub>CK</sub>	Т		12.5	16.6	
8	CLK high level width		t <sub>CH</sub>	0.5T – 5		-	3.3	
			чСн	0.5T – 3		3.25	-	
9	CLK low lovel width		t <sub>CL</sub>	0.5T – 5		-	3.3	
9	32	CLK low level width		0.5T – 3		3.25	-	
10-1a	Access time from CLK(C	L* =2)	t <sub>AC</sub>		T – 16	-	0.6	
10-1b	<srds>=0(Read data sl</srds>	nift OFF)	¹AC		T – 16	- 3.5	-	ns
10-2a	Access time from CLK(C	L* =2)	t <sub>AC</sub>		T – 6.5	-	10.1	
10-2b	<srds>=1(Read data sl</srds>	nift ON)	¹AC		T – 6.5	6	-	
11	Output data hold time		tOH	0		0	0	
12	Data in act up time	1Word/Single	t <sub>DS</sub>	0.5T – 4		2.25	3.3	
12	Data-in set-up time	Burst	t <sub>DS</sub>	0.5T – 4		2.25	3.3	
		1Word/Single	tDH	T – 10		2.5	6.6	
13	Data-in hold time		tDH	0.5T – 6		=	2.3	
		Burst	t <sub>DH</sub>	0.5T – 4		2.25	-	
14	Address set-up time		t <sub>AS</sub>	0.5T – 4		2.25	4.3	
				0.5T – 6		_	2.3	
15	Address hold time		t <sub>AH</sub>	0.5T – 4		2.25	-	
	01/5			0.5T – 5		_	3.3	
16	CKE set-up time		tcks	0.5T – 3		3.25	-	
				0.5T – 5		_	3.3	
17	Command set-up time		tCMS	0.5T – 3		3.25		
40	0		_	0.5T – 6		_	2.3	
18	Command hold time		tCMH	0.5T – 4		2.25	=	
19	Mode register set cycle ti	me	t <sub>RSC</sub>	Т		12.5	16.6	

\*CL: CAS latency


AC measuring condition

SDCLK pin  $C_{\text{L}}=30~\text{pF},$  Other pins  $C_{\text{L}}=50~\text{pF}$ 


(1) SDRAM read timing (1Word length read mode, <SPRE>=1)




### (2) SDRAM write timing (Single write mode, <SPRE>=1)




### (3) SDRAM burst read timing (Start burst cycle)




### (4) SDRAM burst read timing (End burst timing)




### (5) SDRAM initializes timing



### (6) SDRAM refreshes timing



### (7) SDRAM self refresh timing



#### 4.3.4 NAND Flash Controller AC Characteristics


			Varia	ble	80 MHz		
No.	Symbol	Parameter	Min	Max	(n=3)	(n=3)	Unit
					(m=3)	(m=3)	
1	t <sub>NC</sub>	Access cycle	(2 + n + m ) T		100	132	
2	t <sub>RP</sub>	NDRE low level width	(1.5+ n) T – 12		45	63	
3	t <sub>REA</sub>	NDRE data access time		(1.5 + n) T – 15	41	60	
4	tOH	Read data hold time	0		0	0	ns
5	t <sub>WP</sub>	NDWE low level width	(1.0 + n) T – 20		30	47	
6	t <sub>DS</sub>	Write data setup time	(1.0 + n) T – 20		30	47	
7	t <sub>DH</sub>	Write data hold time	(0.5 + m) T – 2		42	56	

AC measuring condition

Note1: The "n" in "Variable" means wait-number which is set to NDFMCR0<SPLW1:0>, and "m" means number which is set to NDFMCR0<SPHW1:0>.

Example: If NDFMCR0<SPLW1:0> is set to "01", n=1,  $t_{RP}=(1.5+n)\ T-12=2.5T-12$ 

Note2: In above variable, the setting that result is minus can not use.




## 4.3.5 Serial channel timing

## (1) SCLK input mode (I/O interface mode)

Parameter	Symbol	Vari	able	80 MHz	60 MHz	Unit
	<b>O</b> ,	Min	Max			01
SCLK cycle	tscy	16T		200	266	
Output data $\rightarrow$ SCLK rising/ falling	toss	t <sub>SCY</sub> /2 - 4T - 30		20	36.4	
SCLK rising/ falling $\rightarrow$ Output data hold	tons	t <sub>SCY</sub> /2 + 2T -20		105	146	nc
SCLK rising/ falling $\rightarrow$ Input data hold	tHSR	2T + 10		35	43	ns
SCLK rising/ falling $\rightarrow$ Input data valid	tSRD		t <sub>SCY</sub> - 20	180	246	
Input data valid $\rightarrow$ SCLK rising/ falling	t <sub>RDS</sub>	20		20	20	

### (2) SCLK output mode (I/O interface mode)

Parameter	Symbol Variable		able	80 MHz	60 MHz	Unit
T didillotoi	Cymbol	Min	Max	00 1111 12	00 1111 12	01
SCLK cycle (Programmable)	tscy	16T	8192T	200	266	
Output data → SCLK rising/ falling	toss	t <sub>SCY</sub> /2 - 40		60	93	
SCLK rising/ falling → Output data hold	tons	t <sub>SCY</sub> /2 - 40		60	93	
SCLK rising/ falling → Input data hold	tHSR	0		0	0	ns
SCLK rising/ falling $\rightarrow$ Input data valid	t <sub>SRD</sub>		t <sub>SCY</sub> - 1T - 50	137.5	199	
Input data valid → SCLK rising/ falling	t <sub>RDS</sub>	1T + 50		62.5	66	



## 4.3.6 Timer input pulse (TA0IN, TA2IN, TB0IN0, TB1IN0)

Parameter	Cumbal	Vari	80 MHz	60 MH-	Linit	
Parameter	Symbol	Min	Max	OU WITZ	60 IVITIZ	Unit
Clock cycle	t <sub>VCK</sub>	8T+100		200	234	
Low level pulse width	tVCKL	4T + 40		90	107	ns
High level pulse width	tvckh	4T + 40		90	107	

## 4.3.7 Interrupt Operation


Parameter	Symbol	Vari	80 MHz	60 MHz	Unit	
1 didifficiel	Cymbor	Min	Max	00 1111 12	00 1111 12	Onne
INT0~INT7 low width	tINTAL	2T + 40		65	74	20
INT0~INT7 high width	tINTAH	2T + 40		65	74	ns

## 4.3.8 USB Timing (Full-speed)

 $V_{CC} = 3.3 \pm 0.3 \; \text{V/f}_{USB} = 48 \; \text{MHz/Ta} = 0 \; \text{~~} \; 70^{\circ}\text{C}$ 

Parameter	Symbol	Min	Max	Unit
D+, D- rising time	t <sub>R</sub>	4	20	20
D+, D- falling time	t <sub>F</sub>	4	20	ns
Output signal crossover voltage	V <sub>CRS</sub>	1.3	2.0	V


### AC measuring condition





#### 4.3.9 LCD Controller

Parameter	Cymbol	Varia	able	80 MHz	60 MHz	Lloit
Parameter	Symbol	Min	Max	(n=0)	(n=0)	Unit
LCP0 clock period	t <sub>CW</sub>	2T(n+1)		25	33.3	
LCP0 high width (Include phase inversion)	tcwH	T(n+1) – 5		7.5	11.6	
LCP0 low width (Include phase inversion)	t <sub>CWL</sub>	T(n+1) – 5		7.5	11.6	
Data valid → LCP0 falling (Include phase inversion)	t <sub>DSU</sub>	T(n+1) – 7.5		5	9.1	ns
LCP0 falling → Data hold (Include phase inversion)	t <sub>DHD</sub>	T(n+1) – 7.5		5	9.1	
Signal delay from LCP0 basic changing point (Include phase inversion)	t <sub>GDL</sub>	-20	20	± 20	± 20	




### AC measuring condition

•  $C_L = 50 \text{ pF} \text{ (LCP0 only } C_L = 30 \text{ pF)}$ 

Note: The "n" in "Variable" show value that is set to LCDMODE0<SCPW1:0>. Example: If LCDMODE0<SCPW1:0> = "01", n=1,  $t_{RWP}$ = 2T(n+1) = 2T

## 4.3.10 I<sup>2</sup>S Timing

Parameter	Symbol	Va	riable	80 MHz	60 MHz	Unit
	<b>C</b> y	Min	Max			•
I2SCKO clock period	tCR	tIC		100	100	
I2SCKO high width	t <sub>HB</sub>	0.5 t <sub>CR</sub> - 15		35	35	
I2SCKO low width	t <sub>LB</sub>	0.5 t <sub>CR</sub> - 15		35	35	ns
I2SDO, I2SWS setup time	t <sub>SD</sub>	0.5 t <sub>CR</sub> - 15		35	35	
I2SDO, I2SWS hold time	t <sub>HD</sub>	0.5 t <sub>CR</sub> - 8		42	42	



Note: The Maximum operation frequency of I2SCKO in I2S circuit is 10MHz. Don't set I2SCKO to value more than 10MHz.

### AC measuring condition


 $\bullet$  I2SCKO, I2SDO and I2SWS pins  $C_L \ = \ 30 \ pF$ 

#### 4.3.11 SPI Controller

Parameter	Symbol	Vari	able	90MH-	60 MHz	Unit	
Parameter	Symbol	Min	Max	OUIVITIZ	OU IVITIZ	Offic	
SPCLK frequency ( = 1/S)	fpp		20	20	15	MHz	
SPCLK rising time	t <sub>r</sub>		6	6	6		
SPCLK falling time	t <sub>f</sub>		6	6	6		
SPCLK low width	t <sub>WL</sub>	0.5S - 6		19	28		
SPCLK high width	t <sub>WH</sub>	0.5S - 6		19	28		
Output data valid → SPCLK rising	tods	0.5S - 18		7	15		
SPCLK rising/ falling  → Output data hold	todh	0.5S – 10		15	23.4	ns	
Input data valid  → SPCLK rising/ falling	t <sub>IDS</sub>	5		5	5		
SPCLK rising/ falling  → Input data valid	tIDH	5		5	5		

#### AC measuring condition

- Clock of top column in above table shows system clock frequency, and "S" in "Variable" show SPCLK clock cycle [ns].
- $\bullet~C_L=25~pF$



### 4.4 AD Conversion Characteristics

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog reference voltage (+)	VREFH		AVCC - 0.2	AVCC	AVCC	
Analog reference voltage (-)	VREFL		DVSS	DVSS	DVSS + 0.2	
AD converter power supply voltage	AVCC		DVCC3A/3B	DVCC3A/3B	DVCC3A/3B	V
AD converter ground	AVSS		DVSS	DVSS	DVSS	
Analog input voltage	AVIN		VREFL		VREFH	
Analog current for analog	IREFON	<vrefon> = 1</vrefon>		0.38	0.45	mA
reference voltage	IREFOFF	<vrefon> = 0</vrefon>		1	5	μΑ
Total error (Quantize error of $\pm 0.5$ LSB is included)	E <sub>T</sub>	Conversion speed at 12uS		±2.0	±4.0	LSB

Note1: 1 LSB = (VREFH - VREFL)/1024[V]

Note2: Minimum frequency for operation

Minimum clock for AD converter operate is 3MHz. (Clock frequency that is seleted by Clock gear  $\geq$  f<sub>SYS</sub> = 3MHz)

Note3: The power supply current from AVCC pin is included in the power supply current of VCC pin (ICC).

TOSHIBA TMP92CZ26A

## 5. Table of Special function registers (SFRs)

The SFRs include the I/O ports and peripheral control registers allocated to the 8-Kbyte address space from 000000H to 001FF0H.

(1) I/O Port (13) Clock gear, PLL

(2) Interrupt control (14) 8-bit timer

(3) Memory controller (15) 16-bit timer

(4) TSI(Touch screen I/F)(5) SDRAM controller(17) SBI

(6) LCD controller (18) AD converter

(7) PMC (19) Watchdog timer

(8) USB controller (20)RTC(Real time clock)

(9) SPI controller (21)MLD(Melody/alarm generator)

(10) MMU (22) I<sup>2</sup>S

(11) NAND-Flash controller (23) MAC

(12) DMA controller

#### Table layout

Symbol	Name	Address	7	6		1	0	
					\			Bit Symbol
								Read/Write
								Initial value
								Remarks

Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these register.

Example: When setting bit0 only of the register PxCR, the instruction "SET 0, (PxCR)" cannot be used. The LD (transfer) instruction must be used to write all eight bits.

value after reset

#### Read/Write

R/W: Both read and write are possible.

R: Only read is possible.W: Only write is possible.

W\*: Both read and write are possible (when this bit is read as1)

Prohibit RMW: Read modify write instructions are prohibited. (The EX, ADD, ADC, BUS,

SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TSET, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD and RRD instruction are read

modify write instructions.)

R/W\*: Read modify write is prohibited when controlling the pull-up resistor.

TOSHIBA

Table 5.1 I/O Register Address Map

## [1] Port (1/2)

Address	Name	Address	Name	Address	Name	Address	Name
0000H		0010H	P4	0020H	P8	0030H	PC
1H		1H		1H	P8FC2	1H	
2H		2H		2H		2H	PCCR
3H		3H	P4FC	3H	P8FC	3H	PCFC
4H	P1	4H	P5	4H	P9	4H	
5H		5H		5H	P9FC2	5H	
6H	P1CR	6H		6H	P9CR	6H	
7H	P1FC	7H	P5FC	7H	P9FC	7H	
8H		8H	P6	8H	PA	8H	
9H		9H		9H		9H	
AH		AH	P6CR	AH		AH	
ВН		ВН	P6FC	ВН	PAFC	ВН	
СН		СН	P7	СН		СН	PF
DH		DH		DH		DH	
EH		EH	P7CR	EH		EH	PFCR
FH		FH	P7FC	FH		FH	PFFC

Address	Name	Address	Name	Address	Name	Address	Name
0040H	PG	0050H	PK	0060H	PP	0070H	Reserved
1H		1H		1H		1H	Reserved
2H		2H		2H	PPCR	2H	Reserved
3H	PGFC	3H	PKFC	3H	PPFC	3H	Reserved
4H		4H	PL	4H	PR	4H	Reserved
5H		5H		5H		5H	Reserved
6H		6H		6H	PRCR	6H	Reserved
7H		7H	PLFC	7H	PRFC	7H	Reserved
8H		8H	PM	8H	PZ	8H	Reserved
9H		9H		9H		9H	Reserved
AH		AH		AH	PZCR	AH	Reserved
ВН		ВН	PMFC	ВН		ВН	Reserved
CH	PJ	CH	PN	CH		СН	Reserved
DH		DH		DH		DH	Reserved
EH	PJCR	EH	PNCR	EH		EH	Reserved
FH	PJFC	FH	PNFC	FH		FH	Reserved

[1] Port (2/2)

Address	Name	Address	Name	Address	Name	Address	Name
H0800		0090H	PGDR	00A0H	PT	00B0H	PX
1H	P1DR	1H		1H		1H	
2H		2H		2H	PTCR	2H	PXCR
3H		3H	PJDR	3H	PTFC	3H	PXFC
4H	P4DR	4H	PKDR	4H	PU	4H	
5H	P5DR	5H	PLDR	5H		5H	
6H	P6DR	6H	PMDR	6H	PUCR	6H	
7H	P7DR	7H	PNDR	7H	PUFC	7H	
8H	P8DR	8H	PPDR	8H	PV	8H	
9H	P9DR	9H	PRDR	9H	PVFC2	9H	
AH	PADR	AH	PZDR	AH	PVCR	AH	
BH		ВН	PTDR	BH	PVFC	BH	
CH	PCDR	CH	PUDR	CH	PW	CH	
DH		DH	PVDR	DH		DH	
EH		EH	PWDR	EH	PWCR	EH	
FH	PFDR	FH	PXDR	FH	PWFC	FH	

[4] TSI

## [2] INTC

Address	Name	Address	Name	Address	Name	Address	Name
00D0H	INTE12	00E0H	INTESBIADM	00F0H	INTE0	0100H	DMA0V
1H	INTE34	1H	INTESPI	1H	INTETC01	1H	DMA1V
					/INTEDMA01		
2H	INTE56	2H	Reserved	2H	INTETC23	2H	DMA2V
					/INTEDMA23		
3H	INTE7	3H	INTEUSB	3H	INTETC45	3H	DMA3V
					/INTEDMA45		
4H	INTETA01	4H	Reserved	4H	INTETC67	4H	DMA4V
5H	INTETA23	5H	INTEALM	5H	SIMC	5H	DMA5V
6H	INTETA45	6H	Reserved	6H	IIMC0	6H	DMA6V
7H	INTETA67	7H		7H	INTWDT	7H	DMA7V
8H	INTETB0	8H	INTERTC	8H	INTCLR	8H	DMAB
9H	INTETB1	9H	INTEKEY	9H		9H	DMAR
AH		AH	INTELCD	AH	IIMC1	AH	DMASEL
ВН	INTES0	BH	INTEI2S01	ВН		ВН	
СН		CH	INTENDFC	CH		CH	
DH		DH	Reserved	DH		DH	
EH		EH	INTEP0	EH		EH	
FH		FH	INTEAD	FH	Reserved	FH	

### [3] MEMC

Address	Name	Address	Name	Address	Name	Address	Name
0140H	B0CSL	0150H		0160H		01F0H	TSICR0
1H	B0CSH	1H		1H		1H	TSICR1
2H	MAMR0	2H		2H		2H	Reserved
3H	MSAR0	3H		3H		3H	
4H	B1CSL	4H		4H		4H	
5H	B1CSH	5H		5H		5H	
6H	MAMR1	6H		6H	PMEMCR	6H	
7H	MSAR1	7H		7H		7H	
8H	B2CSL	8H	BEXCSL	8H	CSTMGCR	8H	
9H	B2CSH	9H	BEXCSH	9H	WRTMGCR	9H	
AH	MAMR2	AH		AH	RDTMGCR0	AH	
BH	MSAR2	BH		BH	RDTMGCR1	ВН	
CH	B3CSL	CH		CH	BROMCR	CH	
DH	B3CSH	DH		DH	RAMCR	DH	
EH	MAMR3	EH		EH		EH	
FH	MSAR3	FH		FH		FH	

### [5] SDRAMC

Address	Name
0250H	SDACR
1H	SDCISR
2H	SDRCR
3H	SDCMM
4H	SDBLS
5H	
6H	
7H	
8H	
9H	
AH	
ВН	
CH	
DH	
EH	
FH	

[6] LCDC

[0] LCDC								
Address	Name							
0280H	LCDMODE0							
1H	LCDMODE1							
2H								
3H	LCDDVM0							
4H	LCDSIZE							
5H	LCDCTL0							
6H	LCDCTL1							
7H	LCDCTL2							
8H	LCDDVM1							
9H								
AH	LCDHSP							
BH	LCDHSP							
CH	LCDVSP							
DH	LCDVSP							
EH	LCDPRVSP							
FH	LCDHSDLY							

Address	Name
0290H	LCDHSDLY
1H	LCDO0DLY
2H	LCDO1DLY
3H	LCDO2DLY
4H	LCDHSW
5H	LCDLDW
6H	LCDHO0W
7H	LCDHO1W
8H	LCDHO2SW
9H	LCDHWB8
AH	
ВН	
CH	
DH	
EH	
FH	

Address	Name
02A0H	LSAML
1H	LSAMM
2H	LSAMH
3H	
4H	LSASL
5H	LSASM
6H	LSASH
7H	
8H	LSAHX
9H	LSAHX
AH	LSAHY
ВН	LSAHY
CH	LSASS
DH	LSASS
EH	LSACS
FH	LSACS

[7] PMC Address Name PMCCTL 02F0H 1H 2H ЗН 4H 5H 6H 7H 8H 9H ΑН ВН СН DH EΗ FΗ

[8] USBC (1/2)

Address	Name	Address	Name	Address	Name	Address	Name
0500H	Descriptor	0780H	ENDPOINT0	0790H	EP0_STATUS	07A0H	
to	RAM	1H	ENDPOINT1	1H	EP1_STATUS	1H	EP1_SIZE_L_B
067FH	(384 byte)	2H	ENDPOINT2	2H	EP2_STATUS	2H	EP2_SIZE_L_B
		3H	ENDPOINT3	3H	EP3_STATUS	3H	EP3_SIZE_L_B
		4H		4H		4H	
		5H		5H		5H	
		6H		6H		6H	
		7H		7H		7H	
		8H		8H	EP0_SIZE_L_A	8H	
		9H	EP1_MODE	9H	EP1_SIZE_L_A	9H	EP1_SIZE_H_A
		AH	EP2_MODE	AH	EP2_SIZE_L_A	AH	EP2_SIZE_H_A
		BH	EP3_MODE	ВН	EP3_SIZE_L_A	BH	EP3_SIZE_H_A
		CH		CH		CH	
		DH		DH		DH	
		EH		EH		EH	
		FH		FH		FH	

Address	Name
07B0H	
1H	EP1_SIZE_H_B
2H	EP2_SIZE_H_B
3H	EP3_SIZE_H_B
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Address	Name
07C0H	bmRequestType
1H	bRequest
2H	wValue_L
3H	wValue_H
4H	wIndex_L
5H	wIndex_H
6H	wLength_L
7H	wLength_H
8H	SetupReceived
9H	Current_Config
AH	Standard Request
ВН	Request
CH	DATASET1
DH	DATASET2
EH	USB STATE
FH	EOP

Address	Name
07D0H	COMMAND
1H	EPx_SINGLE1
2H	Reserved
3H	EPx_BCS1
4H	Reserved
5H	
6H	INT_Control
7H	
8H	Standard Request Mode
9H	Request Mode
AH	
BH	
CH	
DH	
EH	ID_CONTROL
FH	ID_STATE

[8] USBC (2/2)

[0] CDD	C (2/2)
Address	Name
07E0H	Port Status
1H	FRAME_L
2H	FRAME_H
3H	ADDRESS
4H	
5H	
6H	USBREADY
7H	
8H	Set Descriptor STALL
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Address	Name
07F0H	USBINTFR1
1H	USBINTFR2
2H	USBINTFR3
3H	USBINTFR4
4H	USBINTMR1
5H	USBINTMR2
6H	USBINTMR3
7H	USBINTMR4
8H	USBCR1
9H	
AH	
ВН	
CH	
DH	
EH	
FH	

[9] SPIC

Address	Name	Address	Name
0820H	SPIMD	0830H	SPITD0
1H	SPIMD	1H	SPITD0
2H	SPICT	2H	SPITD1
3H	SPICT	3H	SPITD1
4H	SPIST	4H	SPIRD0
5H	SPIST	5H	SPIRD0
6H	SPICR	6H	SPIRD1
7H	SPICR	7H	SPIRD1
8H		8H	
9H		9H	
AH		AH	
ВН		BH	
CH	SPIIE	CH	
DH	SPIIE	DH	
EH		EH	
FH		FH	

[10] <u>MMU</u>

Address	Name	Address	Name	Address	Name	Address	Name
0880H	LOCALPX	0890H	LOCALRX	08A0H	LOCALESX	08B0H	LOCALOSX
1H	LOCALPX	1H	LOCALRX	1H	LOCALESX	1H	LOCALOSX
2H	LOCALPY	2H	LOCALRY	2H	LOCALESY	2H	LOCALOSY
3H	LOCALPY	3H	LOCALRY	3H	LOCALESY	3H	LOCALOSY
4H	LOCALPZ	4H	LOCALRZ	4H	LOCALESZ	4H	LOCALOSZ
5H	LOCALPZ	5H	LOCALRZ	5H	LOCALESZ	5H	LOCALOSZ
6H		6H		6H		6H	
7H		7H		7H		7H	
8H	LOCALLX	8H	LOCALWX	8H	LOCALEDX	8H	LOCALODX
9H	LOCALLX	9H	LOCALWX	9H	LOCALEDX	9H	LOCALODX
AH	LOCALLY	AH	LOCALWY	AH	LOCALEDY	AH	LOCALODY
ВН	LOCALLY	ВН	LOCALWY	ВН	LOCALEDY	ВН	LOCALODY
CH	LOCALLZ	СН	LOCALWZ	CH	LOCALEDZ	CH	LOCALODZ
DH	LOCALLZ	DH	LOCALWZ	DH	LOCALEDZ	DH	LOCALODZ
EH		EH		EH		EH	
FH		FH		FH		FH	

[11] NAND-Flash controller

Address	Name	Address	Name	Address	Name
08C0H	NDFMCR0	08D0H	NDRSCA0	1FF0H	NDFDTR0
1H	NDFMCR0	1H	NDRSCA0	1H	NDFDTR0
2H	NDFMCR1	2H	NDRSCD0	2H	NDFDTR1
3H	NDFMCR1	3H		3H	NDFDTR1
4H	NDECCRD0	4H	NDRSCA1	4H	
5H	NDECCRD0	5H	NDRSCA1	5H	
6H	NDECCRD1	6H	NDRSCD1	6H	
7H	NDECCRD1	7H		7H	
8H	NDECCRD2	8H	NDRSCA2	8H	
9H	NDECCRD2	9H	NDRSCA2	9H	
AH	NDECCRD3	AH	NDRSCD2	AH	
ВН	NDECCRD3	BH		BH	
CH	NDECCRD4	CH	NDRSCA3	CH	
DH	NDECCRD4	DH	NDRSCA3	DH	
EH		EH	NDRSCD3	EH	
FH		FH		FH	

## [12] DMAC

Address	Name
0900H	HDMAS0
1H	HDMAS0
2H	HDMAS0
3H	
4H	HDMAD0
5H	HDMAD0
6H	HDMAD0
7H	
8H	HDMACA0
9H	HDMACA0
AH	HDMACB0
BH	HDMACB0
CH	HDMAM0
DH	
EH	
FH	

Address	Name
0910H	HDMAS1
1H	HDMAS1
2H	HDMAS1
3H	
4H	HDMAD1
5H	HDMAD1
6H	HDMAD1
7H	
8H	HDMACA1
9H	HDMACA1
AH	HDMACB1
BH	HDMACB1
CH	HDMAM1
DH	
EH	
FH	

Address	Name
0920H	HDMAS2
1H	HDMAS2
2H	HDMAS2
3H	
4H	HDMAD2
5H	HDMAD2
6H	HDMAD2
7H	
8H	HDMACA2
9H	HDMACA2
AH	HDMACB2
BH	HDMACB2
СН	HDMAM2
DH	
EH	
FH	

Address	Name
0930H	HDMAS3
1H	HDMAS3
2H	HDMAS3
3H	
4H	HDMAD3
5H	HDMAD3
6H	HDMAD3
7H	
8H	HDMACA3
9H	HDMACA3
AH	HDMACB3
BH	HDMACB3
CH	HDMAM3
DH	
EH	
FH	

Address	Name
0940H	HDMAS4
1H	HDMAS4
2H	HDMAS4
3H	
4H	HDMAD4
5H	HDMAD4
6H	HDMAD4
7H	
8H	HDMACA4
9H	HDMACA4
AH	HDMACB4
BH	HDMACB4
CH	HDMAM4
DH	
EH	
FH	

Address	Name
0950H	HDMAS5
1H	HDMAS5
2H	HDMAS5
3H	
4H	HDMAD5
5H	HDMAD5
6H	HDMAD5
7H	
8H	HDMACA5
9H	HDMACA5
AH	HDMACB5
ВН	HDMACB5
CH	HDMAM5
DH	
EH	
FH	

Address	Name
0970H	
1H	
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	Reserved
DH	Reserved
EH	HDMAE
FH	HDMATR

[13] CGEAR, PLL [14] 8-bit timer

[10] CGL	a tite, i LL	_	ווט טוני	timer	
Address	Name		Address	Name	Add
10E0H	SYSCR0		1100H	TA01RUN	1
1H	SYSCR1		1H		
2H	SYSCR2		2H	TA0REG	
3H	EMCCR0		3H	TA1REG	
4H	EMCCR1		4H	TA01MOD	
5H	EMCCR2		5H	TA1FFCR	
6H	Reserved		6H		
7H			7H		
8H	PLLCR0		8H	TA23RUN	
9H	PLLCR1		9H		
AH			AH	TA2REG	
BH			BH	TA3REG	
CH			CH	TA23MOD	
DH			DH	TA3FFCR	
EH			EH		
FH			FH		

Address	Name
1110H	TA45RUN
1H	
2H	TA4REG
3H	TA5REG
4H	TA45MOD
5H	TA5FFCR
6H	
7H	
8H	TA67RUN
9H	
AH	TA6REG
ВН	TA7REG
CH	TA67MOD
DH	TA7FFCR
EH	
FH	

[15] 16-bit timer

[16] SIO

[17] SBI

[15] 16-bit timer				[16] SIO			[17] SBI	
Address	Name	Address	Name	Address	Name	Address	Name	
1180H	TB0RUN	1190H	TB1RUN	1200H	SC0BUF	1240H	SBI0CR1	
1H		1H		1H	SC0CR	1H	SBI0DBR	
2H	TB0MOD	2H	TB1MOD	2H	SC0MOD0	2H	I2C0AR	
3H	TB0FFCR	3H	TB1FFCR	3H	BR0CR	3H	SBI0CR2/SBI0SR	
4H		4H		4H	BR0ADD	4H	SBI0BR0	
5H		5H		5H	SC0MOD1	5H		
6H		6H		6H		6H		
7H		7H		7H	SIRCR	7H	SBI0CR0	
8H	TB0RG0L	8H	TB1RG0L	8H		8H		
9H	TB0RG0H	9H	TB1RG0H	9H		9H		
AH	TB0RG1L	AH	TB1RG1L	AH		AH		
BH	TB0RG1H	ВН	TB1RG1H	ВН		ВН		
CH	TB0CP0L	CH	TB1CP0L	CH		CH		
DH	TB0CP0H	DH	TB1CP0H	DH		DH		
EH	TB0CP1L	EH	TB1CP1L	EH		EH		
FH	TB0CP1H	FH	TB1CP1H	FH		FH		

TOSHIBA

[18] 10-bit ADC

[10] 10 b	
Address	Name
12A0H	ADREG0L
1H	ADREG0H
2H	ADREG1L
3H	ADREG1H
4H	ADREG2L
5H	ADREG2H
6H	ADREG3L
7H	ADREG3H
8H	ADREG4L
9H	ADREG4H
AH	ADREG5L
ВН	ADREG5H
CH	Reserved
DH	Reserved
EH	Reserved
FH	Reserved

Address	Name
12B0H	ADREGSPL
1H	ADREGSPH
2H	Reserved
3H	Reserved
4H	ADCM0REGL
5H	ADCM0REGH
6H	ADCM1REGL
7H	ADCM1REGH
8H	ADMOD0
9H	ADMOD1
AH	ADMOD2
ВН	ADMOD3
СН	ADMOD4
DH	ADMOD5
EH	

FH ADCCLK

[19] WDT Address Name 1300H WDMOD 1H **WDCR** 2H ЗН 4H 5H 6H 7H 8H 9H ΑH ВН СН DH EΗ FΗ

[20] RTC

[21] MLD

Address	Name	Address
1320H	SECR	1330H
1H	MINR	1H
2H	HOURR	2H
3H	DAYR	3H
4H	DATER	4H
5H	MONTHR	5H
6H	YEARR	6H
7H	PAGER	7H
8H	RESTR	8H
9H		9H
AH		AH
BH		BH
CH		CH
DH		DH
EH		EH
FH		FH

Address	Name
1330H	ALM
1H	MELALMC
2H	MELFL
3H	MELFH
4H	ALMINT
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

 $[22]\,I^2S$ 

Address Address Name Name 1800H I2S0BUF 1810H I2S1BUF 1H 1H 2H 2H 3Н ЗН 4H 4H 5H 5H 6H 6H 7H 7H 8H I2S0CTL 8H I2S1CTL 9H I2S0CTL I2S1CTL 9H AH I2S0C AΗ I2S1C BH I2S0C I2S1C ВН СН СН DH DH EΗ EΗ FΗ

[23] MAC

Address	Name	Address	Name
1BE0H	MACMA	1BF0H	
1H	MACMA	1H	
2H	MACMA	2H	
3H	MACMA	3H	
4H	MACMB	4H	
5H	MACMB	5H	
6H	MACMB	6H	
7H	MACMB	7H	
8H	MACORL	8H	
9H	MACORL	9H	
AH	MACORL	AH	
BH	MACORL	BH	
CH	MACORH	CH	MACCR
DH	MACORH	DH	
EH	MACORH	EH	
FH	MACORH	FH	

(1) I/O ports (1/11)

	Name	1	7	6	5	4	3	2	1	0
Symbol	name	Address	_			-			_	
P1	PORT1	0004H	P17	P16	P15	P14	P13 /W	P12	P11	P10
	TOKTT	000411		Data fr	om ovtorna	port (Outpu		or ic cloaron	1 to "O")	
			P47	P46	P45	P44	P43	P42	P41	P40
P4	PORT4	0010H	1 77	1 40	1 40		/W	1 72	1 1 71	1 40
	. •	00.0	0	0	0	0	0	0	0	0
			P57	P56	P55	P54	P53	P52	P51	P50
P5	PORT5	0014H		. 55	. 00		/W			
			0	0	0	0	0	0	0	0
			P67	P66	P65	P64	P63	P62	P61	P60
P6	PORT6	0018H		•		R	/W	•	•	
				Data fr	om external	port (Outpu	t latch regist	er is cleared	d to "0")	
				P76	P75	P74	P73	P72	P71	P70
							R/W			
P7	PORT7	001CH		Data from port (Out register is			external port th register is If to "0")		h register is	1
			P87	P86	P85	P84	P83	P82	P81	P80
P8	PORT8	0020H				R	/W			
			1	1	1	1	1	0	1	1
			P97	P96				P92	P91	P90
P9	PORT9	0024H		R					R/W	
F9	PORTS		Data from e	external port					from externation from externation from externation from externation from the from the from the from externation from the externation from the externa	•
			PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PA	PORTA	0028H				F	R			
						Data from e	external port			
			PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
PC	PORTC	0030H				R	/W			
				Data	from exterr	nal port (Out	put latch reg		,	
			PF7		PF5	PF4	PF3	PF2	PF1	PF0
PF	PORTF	003CH	R/W				R/	W		
			1		Data	from extern	al port (Outp	out latch regi	ister is set to	"1")
					PG5	PG4	PG3	PG2	PG1	PG0
PG	PORTG	0040H					ı	₹		
								external port	-	
			PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
<b>.</b>	D0071	004011		T		1	/W	1	1	
PJ	PORTJ	004CH	1	Data from e (Output latc set to	h register is		1	1	1	1
			PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0
PK	PORTK	0050H	- 107	1.10	1.10		/W	1 114	1 1 1 1	
			0	0	0	0	0	0	0	0
			PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0
PL	PORTL	0054H					/W			
			0	0	0	0	0	0	0	0
			PM7					PM2	PM1	
PM	PM PORTM	0058H	R/W					R	/W	
			1					1	1	
			PN7	PN6	PN5	PN4	PN3	PN2	PN1	PN0
PN	PORTN	005CH					/W			
						port (Outpu				
			PP7	PP6	PP5	PP4	PP3	PP2	PP1	
PP	PORTP	0060H				R/W	· · · · ·	1		$\overline{}$
			0	0	,		from externa		"\	
					(	Output latch	ı register is c	leared to "0"	)	

(1) I/O ports (2/11)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
PR	PORTR						PR3	PR2	PR1	PR0	
		0064H		R/W							
			Data from external port (Output latch register is cleared to "C								
	PORTT	00A0H	PT7	PT6	PT5	PT4	PT3	PT2	PT1	PT0	
PT			R/W								
				Data fr		port (Outpu			d to "0")		
	PORTU	00A4H	PU7	PU6	PU5	PU4	PU3	PU2	PU1	PU0	
PU			R/W								
			Data from external port (Output latch register is cleared to "0")								
	2027/		PV7	PV6		PV4	PV3	PV2	PV1	PV0	
5),		0040/:	R/W				R/W				
PV	PORTV	00A8H	Data from external port (Output latch register is cleared to "0")				Data from external port (Output latch register is cleared to "0")				
	PORTW	00ACH	PW7	PW6	PW5	PW4	PW3	PW2	PW1	PW0	
PW			R/W								
			Data from external port (Output latch register is cleared to "0")								
	PORTX	00B0H	PX7		PX5	PX4					
PX			R/W		R/	W					
. , .			Data from external port (Output latch register is cleared to "0")								
	PORTZ	0068H	PZ7	PZ6	PZ5	PZ4	PZ3	PZ2	PZ1	PZ0	
PZ			R/W								
			Data from external port (Output latch register is cleared to "0")								

## (1) I/O ports (3/11)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
P1CR	PORT1 control register	0006H (Prohibit RMW)			•	\	V			
			0	0	0	0	0	0	0	0
	- 9	,		_	_	0: Input	1:Output		-	
			/							P1F
	PORT1 function register	000711								W
P1FC		0007H (Prohibit RMW)								0/1
1 110										0: Port 1: Data
										bus
										(D8~D15)
	PORT4 function	0013H (Prohibit RMW)	P47F	P46F	P45F	P44F	P43F	P42F	P41F	P40F
P4FC			W							
1410	register		0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
	. 0 5.0.01				0: Port	1: Add	lress bus (A	A0~A7)		
			P57F	P56F	P55F	P54F	P53F	P52F	P51F	P50F
DEEC	PORT5	0017H (Prohibit RMW)				V	V			
P5FC	function register		0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
	rogiotoi	1 (11111)			0: Port	1: Add	ress bus (A	8~A15)		
	PORT6 control register	001AH (Prohibit RMW)	P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C
P6CR						V	V			
POCK			0	0	0	0	0	0	0	0
						0: Input	1: Output			
	PORT6 function register	001BH (Prohibit	P67F	P66F	P65F	P64F	P63F	P62F	P61F	P60F
P6FC				_		V	V		_	
1010		RMW)	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
		,	0: Port 1: Address bus (A16~A23)							
		001EH		P76C	P75C	P74C	P73C	P72C	P71C	
				W	W	W	W	W	W	
	PORT7			0	0	0	0	0	0	
P7CR				0: Input	0: Input	0: Input	0: Input	0: Input	0: Input	
	control	(Prohibit		port,	p <u>o</u> rt, NDR/B	port	port	port	port	
	register	RMW)		WAIT 1:Output	1: Output	1: Output port,	1: Output port,	1: Output port,	1: Output port,	
				port	_port,	EA25	EA24	NDWE @	NDRE @	
					R/W			$\frac{\langle P72 \rangle}{WRLU} = 0,$	$\frac{\langle P71 \rangle}{WRLL} = 0,$	
								WRLU ₩ <p72> = 1</p72>	<p71> = 1</p71>	
P7FC	PORT7 function register	001FH (Prohibit RMW)		P76F	P75F	P74F	P73F	P72F	P71F	P70F
						•	W			
				0	0	0	0	0	0	0
				0: Port	0: Port _	0:Port	0:Port	0: Port	0: Port	0: Port
				1: WAIT	1:ND <u>R/</u> B , R/ W	1: EA25	1: EA24	1: NDWE @	1: NDRE @	1: RD
					IX/ VV			$\frac{\langle P72 \rangle}{WRLU} = 0,$	$\frac{\langle P71 \rangle}{WRLL} = 0,$	
								<p72> = 1</p72>	<p71> = 1</p71>	

## (1) I/O ports (4/11)

Symbol	Name	Address	7	6	5	4	3	2	1	0
P8FC	PORT8		P87F	P86F	P85F	P84F	P83F	P82F	P81F	P80F
			W							
		0023H	0	0	0	0	0	0	0	0
	function	(Prohibit	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port,	0: Port	0: Port
	register	RMW)	1: <p87f2></p87f2>	1: <p86f2></p86f2>	1: CSZC	1: CSZB	1: <u>CS3</u> ,	CSZA	1: CS1	1: CS0
							CSXA	1: <u>CS2</u> ,		
								SDCS		
			P87F2	P86F2			P84F2	P82F2	P81F2	
		0021H (Prohibit RMW)	W				W			
			0	0			0	0	0	
P8FC2	PORT8 function		0: CSXB	0: CSZD			0: Port,	0: Output	0: <p81f></p81f>	
1 01 02	fegister2		1: ND1CE	1: ND0CE			CS3	port,	1: SDCS	
	regioter2						1: CSXA	1: CSZA ,		
								SDCS		
	PORT9 control register	0026H (Prohibit RMW)						P92C	P91C	P90C
									W	
								0	0	0
P9CR								0 Input	0: Input	0: Input
								port, CTS0	port, RXD0	port, 1: Output
								1: Output	1: Output	port,
								port,	port,	TXD0
								SCLK0		
	PORT9 function register	0027H (Prohibit RMW)		P96F				P92F		P90F
P9FC				W				W		W
				0				0		0
				0: Input port,				0:Port,		0:Port
				1:INT4				CTS0 1:SCLK0		1:TXD0
P9FC2	PORT9 function register2	0025H (Prohibit RMW)	_					-		P90FC2
			W					W		W
			0					0		0
			Always					Always		0: CMOS
			write "0"					write "0"		1:Open
										-Drain

# (1) I/O ports (5/11)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			PA7F	PA6F	PA5F	PA4F	PA3F	PA2F	PA1F	PA0F
D.4.E.O.	PORTA	002BH					W			
PAFC	function register	(Prohibit RMW)	0	0	0	0	0	0	0	0
	register	TXIVIVV)		•	0: Key	-in disable	1: Key-	in enable		•
			PC7C	PC6C	PC5C	PC4C	PC3C	PC2C	PC1C	PC0C
							W			
	PORTC		0	0	0	0	0	0	0	0
	control	0032H	0: Input	0: Input	0: Input	0: Input	0: Input	0: Input	0: Input	0: Input
PCCR	register	(Prohibit	port, 1: Output	port, EA28	port, EA27	port, EA26	port, INT3	port, INT2	port, INT1	port, INT0
	_	RMW)	port,	1: Output						
			KO output	port	port	port	port,	port,	port,	port,
			(Open			p	TA2IN	p,	TAOIN	<b>,</b>
			-drain)							
			PC7F	PC6F	PC5F	PC4F	PC3F	PC2F	PC1F	PC0F
							W			
	PORTC	0033H	0	0	0	0	0	0	0	0
PCFC	function	(Prohibit	0: Port	0: Port	0:Port	0:Port	0:Port	0: Port	0: Port	0: Port
1 01 0	register	RMW)	1:KO	1:EA28,	1:EA27	1:EA26	1:INT3,	1: INT2	1: INT1,	1:INT0
		,	output				TA2IN		TAOIN	
			(Open							
			-Drain)							
					PF5C	PF4C	PF3C	PF2C	PF1C	PF0C
PFCR	PORTF	003EH						W		
PFCR	control register	(Prohibit RMW)			0	0	0	0	0	0
	3	144447					0: Inpu	t, 1: Output		
			PF7F		PF5F	PF4F	PF3F	PF2F	PF1F	PF0F
	PORTF	003FH	W					W		
PFFC	function	(Prohibit	1		0	0	0	0	0	0
	register	`RMW)	0: Output		0:Port	0:Port	0:Port	0:Port	0:Port	0:Port
			port, 1: SDCLK		1:I2S1WS	1:I2S1DO	1:I2S1CKO	1:I2S0WS	1:I2S0DO	1:I2S1CKO

# (1) I/O ports (6/11)

Symbol	Name	Address	7	6	5	4	3	2	1	0
							PG3F			
							W			
	PORTG	0043H					0			
PGFC	function	(Prohibit					0:Input			
	register	RMW)					port,			
							AN3			
							1: ADTRG			
	PORTJ	004EH		PJ6C	PJ5C					
PJCR	control	(Prohibit			<u>V</u>					
	register	RMW)		0	0					
				0:Input	1: Output					
			PF7F	PF6F	PF5F	PF4F	PF3F	PF2F	PF1F	PF0F
	PORTJ	004FH	-			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \				_
PJFC	function	(Prohibit	0	0	0	0	0	0	0	0
	register	RMW)	0: Port	0: Port 1:NDCLE	0: Port 1: NDALE	0: Port	0: Port	0: Port	0: Port	0: Port
			1: SDCKE	1:NDCLE	1: NDALE	1: SDLUDQM	1: SDLLDQM	1: SDWE ,	1: SDCAS,	1: SDRAS,
			PK7F	PK6F	PK5F	PK4F	PK3F	SRWR PK2F	SRLUB PK1F	PK0F
	PORTK	0053H	PK/F	PNOF	PNOF	PN4F		PNZF	PNIF	PKUF
PKFC	function	(Prohibit	0	0	0	0	0	0	0	0
0	register	RMW)	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
		,	1: LGOE2	1: LGOE1	1: LGOE0	1: LHSYNC	1: LVSYNC	1: LFR	1: LLOAD	1: LCP0
			PL7F	PL6F	PL5F	PL4F	PL3F	PL2F	PL1F	PLOF
DI FO	PORTL	0057H		1 -51		\ \ \		1		1
PLFC	function register	(Prohibit RMW)	0	0	0	0	0	0	0	0
	regiotei	TXIVIVV)		•	0: Port	1: Data bus	s for LCDC (	LD7~LD0)	•	•
			PM7F					PM2F	PM1F	
	PORTM	005BH	W					W	W	
PMFC	function	(Prohibit	0					0	0	
5	register	RMW)	0: Port					0: Port	0: Port	
			1:PWE					1: ALARM ,	1:MLDALM	
								MLDALM	,TA1OUT	

## (1) I/O ports (7/11)

Symbol	Name	Address	7	6	5	4	3	2	1	0
		005511	PN7C	PN6C	PN5C	PN4C	PN3C	PN2C	PN1C	PN0C
PNCR	PORTN control	005EH (Prohibit					N			_
TNOK	register	RMW)	0	0	0	0	0	0	0	0
		,				0: Input	1: Output			
	DODTN	005FH	PN7F	PN6F	PN5F	PN4F	PN3F	PN2F	PN1F	PN0F
PNFC	PORTN function	(Prohibit				\	N			
11410	register	RMW)	0	0	0	0	0	0	0	0
		,			0:CM0	OS output 1:	:Open-Drain	output		
	DODED	006311			PP5C	PP4C	PP3C	PP2C	PP1C	
PPCR	PORTP control	0062H (Prohibit					W			
TTOK	register	RMW)			0	0	0	0	0	
		,				0:	Input 1: Out	put	•	
			PP7F	PP6F	PP5F	PP4F	PP3F	PP2F	PP1F	
						W				
	PORTP	0063H	0	0	0	0	0	0	0	
PPFC	function register	(Prohibit RMW)	0: Port 1: TB1OUT0	0: Port 1: TB0OUT0	0: Port 1: TB1IN0@ <pp5c>=1 INT7@</pp5c>	0: Port 1: TB0IN0@ <pp4c>=1 INT6@</pp4c>	0: Port 1: TA7OUT@ <pp3c>=1 INT5@</pp3c>	0: Port 1: TA5OUT	0: Port 1: TA3OUT	
					<pp5c>=0</pp5c>	<pp4c>=0</pp4c>	<pp3c>=0</pp3c>			
	PORTR	0066H					PR3C	PR2C	PR1C	PR0C
PRCR	control	(Prohibit						\	N	
	register	RMW)					0	0	0	0
		,							1: Output	ı
							PR3F	PR2F	PR1F	PR0F
PRFC	PORTR	0067H					_		N <u>-</u>	_
PRFC	function register	(Prohibit RMW)					0	0	0	0
	rogiotoi	IXIVIVV)					0: Port	0: Port	0: Port	0: Port
			PT7C	PT6C	PT5C	PT4C	1: SPCLK PT3C	1: SPCS PT2C	1: SPDO PT1C	1: SPDI PT0C
	PORTT 00A2H			1100	1130	_	N 1130	1 120	1110	1100
PTCR			0	0	0	0	0	0	0	0
	register RMW)			1 0	1 0	0: Input	1: Output			
<del>                                     </del>			PT7F	PT6F	PT5F	PT4F	PT3F	PT2F	PT1F	PT0F
	PORTT	00A3H	1 1/1	1 101	1 101	1	N 1 131	1 121	1	1 101
PTFC	function	(Prohibit	0	0	0	0	0	0	0	0
	register	RMW)		1		l: Data bus f	or LCDC (LI	D15~LD8)		
		l	l		35/1		(LL			

(1) I/O ports (8/11)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Cyllibol		Addiess	PU7C	PU6C	PU5C	PU4C	PU3C	PU2C	PU1C	PU0C
	PORTU	00A6H	1070	1 000	1 000	l .	N	1 020	1010	1 000
PUCR	control	(Prohibit RMW)	0	0	0	0	0	0	0	0
	register	KIVIVV)		l .		0: Input	1: Output			
			PU7F	PU6F	PU5F	PU4F	PU3F	PU2F	PU1F	PU0F
						V	V			
PUFC	PORTU function	00A7H (Prohibit	0	0	0	0	0	0	0	0
FUFC	register	RMW)	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
	3	,	1: LD23	1: LD22	1: LD21@	1: LD20	1: LD19	1: LD18	1: LD17	1: LD16
					<pu5c>=1</pu5c>					
			PV7C	PV6C				PV2C	PV1C	PV0C
D) (OD	PORTV	00AAH	V	V					W	
PVCR	control register	(Prohibit RMW)	0	0				0	0	0
	rogiotor	T (WIVV)	0: Input	1: Output				0: In	put 1: Ou	itput
			PV7F	PV6F				PV2F	PV1F	PV0F
			V	/ /					W	
D) (EQ	PORTV	00ABH	0	0				0	0	0
PVFC	function register	(Prohibit RMW)	0: Port	0: Port				0: Port	0: Port	0: Port
	register	TXIVIVV)	1: SCL	1: SDA				1:Reserved	1:Reserved	1: SCLK0@
										<pv0c>=1</pv0c>
	D0DT111	004511	PW7C	PW6C	PW5C	PW4C	PW3C	PW2C	PW1C	PW0C
PWCR	PORTW	00AEH				١	V			
PWCR	control register	(Prohibit RMW)	0	0	0	0	0	0	0	0
	rogiotoi	TXIVIVV				0: Input	1: Output	t		
	PORTW	00AFH	PW7F	PW6F	PW5F	PW4F	PW3F	PW2F	PW1F	PW0F
PWFC	function	(Prohibit					V			
	register	RMW)	0	0	0	0	0	0	0	0
					1	0: Port 1:	Reserved			
	PORTX	00B2H	PX7C		PX5C					
PXCR	control	(Prohibit	W		W					
	register	RMW)	0		0					
			0: In	put 1: O	-					
			PX7F		PX5F	PX4F				
			W		W	W				
	PORTX	00B3H	0		0	0				
PXFC	function	(Prohibit	0:Port		0:Port	0:Port				
	register	`RMW)	1:Reserved		1: X1USB	1: CLKOUT				
					input	@ <px4>=0</px4>				
						LDIV				
			57		5=	@ <px4>=1</px4>	57	27-2	D.T	57-5
	PORTZ	006AH	PZ7C	PZ6C	PZ5C	PZ4C	PZ3C	PZ2C	PZ1C	PZ0C
PZCR	control	(Prohibit					N I o			
	register	RMW)	0	0	0	0	0 1: Output	0	0	0
						0: Input	1: Output	Į.		

### (1) I/O ports (9/11)

- `´-	Nome	<del>-                                    </del>	7		F	4	2		4	_
Symbol	Name	Address	7	6	5	4	3	2	1	0
	PORT1		P17D	P16D	P15D	P14D	P13D	P12D	P11D	P10D
P1DR	drive	0081H				R/\				
	register		1	1	1	1	1	1	1	1
			D07D		out/Output bu					Doop
	PORT2		P27D	P26D	P25D	P24D R/\	P23D	P22D	P21D	P20D
P2DR	drive	0082H	1	1	1	1	1	1		1
	register		<u> </u>		ut/Output bu				1	1
			P37D	P36D	P35D	P34D	P33D	P32D	P31D	P30D
	PORT3		FSID	F30D	FOOD			FJZD	FSID	F30D
P3DR	drive	0083H	1	1	1	1	1	1	1	1
	register				ut/Output bu		-	-		'
			P47D	P46D	P45D	P44D	P43D	P42D	P41D	P40D
	PORT4		1470	1 400	1430	R/\		1 420	1410	1 400
P4DR	drive	0084H	1	1	1	1	1	1	1	1
	register		<u>'</u>		ut/Output bu	•	· ·			
			P57D	P56D	P55D	P54D	P53D	P52D	P51D	P50D
	PORT5		1015	1 002	1 002	R/\		1 023	1015	1 002
P5DR	drive	0085H	1	1	1	1	1	1	1	1
	register			Inc	ut/Output bu	ıffer drive r	eaister for s	tandby mo		
			P67D	P66D	P65D	P64D	P63D	P62D	P61D	P60D
DCDD	PORT6	000011			I	R/\	N		ı	ı
P6DR	drive register	0086H	1	1	1	1	1	1	1	1
	register			Inp	out/Output bu	ıffer drive r	egister for s	tandby mo	de	
	PORT7			P76D	P75D	P74D	P73D	P72D	P71D	P70D
P7DR	drive	0087H					R/W			
1751	register	000711		1	1	1	1	1	1	1
							drive registe			_
	PORT8		P87D	P86D	P85D	P84D	P83D	P82D	P81D	P80D
P8DR	drive	0088H		1 4		R/\				
	register		1	1 Inc	ut/Output bu	1 Iffor drive r	1	1	1	1
			P97D	P96D	Jul/Output bt	iner univers	egister for s	P92D	P91D	P90D
								F9ZD	R/W	F 90D
	PORT9		1	1				1	1	1
P9DR	drive	0089H	•	tput buffer					ı	
	register			gister for						rive register
				y mode				foi	r standby m	node
			PA7D	PA6D	PA5D	PA4D	PA3D	PA2D	PA1D	PA0D
D455	PORTA	000411				R/\	N			
PADR	drive register	008AH	1	1	1	1	1	1	1	1
	register			Inr	out/Output bu	uffer drive r	egister for s	tandby mo	de	•
			PC7D	PC6D	PC5D	PC4D	PC3D	PC2D	PC1D	PC0D
	PORTC		. 0.0	. 505	. 505	R/\				. 505
PCDR	drive	008CH	1	1	1	1	1	1	1	1
	register		ı ı	-	ut/Output bu	-		-	•	'
			DE35	int						DEAD
	PORTF		PF7D		PF5D	PF4D	PF3D	PF2D	PF1D	PF0D
PFDR	drive	008FH	R/W				R/	1	_	
	register		1		1	1	1	1	1	1
				Inp	out/Output bu	ıffer drive r	egister for s	tandby mo	de	

## (1) I/O ports (10/11)

Symbol	Name	Address	7	6	5	4	3	2	1	0
							PG3D	PG2D		
	DODTO						R/	W		
PGDR	PORTG drive	0090H					1	1		
	register	000011						put buffer		
								gister for		
			D 17D	D IOD	DIED	D.14D		y mode	D.14D	D IOD
	PORTJ		PJ7D	PJ6D	PJ5D	PJ4D	PJ3D	PJ2D	PJ1D	PJ0D
PJDR	drive	0093H		<u> </u>	1	R/\ 1		1	Τ 4	
	register		1	1	put/Output b	•	1		1	1
			PK7D	PK6D	PK5D	PK4D	PK3D	PK2D	PK1D	PK0D
	PORTK		FRID	FROD	FROD	R/V		FRZD	FRID	FROD
PKDR	drive	0094H	1	4	4	1		1	4	
	register		1	1	1	l .	1	1	1	1
			PL7D	PL6D	out/Output b PL5D	PL4D	PL3D	PL2D	PL1D	PL0D
	PORTL		PL/D	PL6D	PL5D	l		PL2D	PLID	PLUD
PLDR	drive	0095H	1	1	1	R/\ 1	1	1	1	1
	register		1						-	1
			DMZD	In <sub>l</sub>	out/Output b	uner arive re	egister for st	PM2D		
	PORTM		PM7D						PM1D	
PMDR	drive	0096H	R/W						/W	
	register		1	la.	t /O t = t h			1	1	
			DNZD		out/Output b			1		DNOD
	PORTN		PN7D	PN6D	PN5D	PN4D R/\	PN3D	PN2D	PN1D	PN0D
PNDR	drive	0097H	1	1	1	1	1	1	1	1
	register				put/Output b					1
			PP7D	PP6D	PP5D	PP4D	PP3D	PP2D	PP1D	
	PORTP		1175	1100	1100	R/W	1100	1120	1116	
PPDR	drive register	0098H	1	1	1	1	1	1	1	
	register			Input/O	utput buffer	drive registe		L		
							PR3D	PR2D	PR1D	PR0D
	PORTR							R/		ı
PRDR	drive	0099H					1	1	1	1
	register						Input/C		r drive regis	ster for
			DTZD	DTCD	DTCD	DT4D	DTOD	standby	/ mode PT1D	DTOD
	PORTT		PT7D	PT6D	PT5D	PT4D	PT3D	PT2D	P11U	PT0D
PTDR	drive	009BH	1	1	1	R/V 1	1	1	1	1
	register		1		put/Output b			L		1
			PU7D	PU6D	PU5D	PU4D	PU3D	PU2D	PU1D	PU0D
	PORTU		FUID	FUOD	רטטט	R/V		FUZD	FUID	FUUD
PUDR	drive	009CH	1	1	1	1	1 1	1	1	1
	register				put/Output b	l .				_ '
			PV7D	PV6D	- Carpar b	PV4D	PV3D	PV2D	PV1D	PV0D
	PORTV			/W		1 440	1 1 100	R/W	1 1 1 1 0	1 1 400
PVDR	drive	009DH	1	1		1	1	1	1	1
	register		•		out/Output b	l		1		
				In	out/Output b	utter drive re	egister for st	andby mod	е	

## (1) I/O ports (11/11)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DOD#14		PW7D	PW6D	PW5D	PW4D	PW3D	PW2D	PW1D	PW0D
PWDR	PORTW drive	009EH				R/V	V			
TVVDIX	register	003211	1	1	1	1	1	1	1	1
	, and the second			In	out/Output b	uffer drive re	egister for sta	andby mode	)	
			PX7D		PX5D	PX4D				
	PORTX		R/W							
PXDR	drive	009FH	1		1	1				
	register		Inpu	ut/Output but	fer drive reg	ister				
				for stand	lby mode					
			PZ7D	PZ6D	PZ5D	PZ4D	PZ3D	PZ2D	PZ1D	PZ0D
PZDR	PORTZ drive	009AH				R/V	V			
FZDK	register	UUSAN	1	1	1	1	1	1	1	1
	ŭ	Input/Output buffer drive register for standby mode								

### (2) Interrupt control (1/4)

(2)	interrupt o	.0111101 (		ı	1	T	1	1	1	1
Symbol	Name	Address	7	6	5	4	3	2	1	0
					_			IN	T0	
INTE0	INT0 enable	00F0H	-	=	-	-	IOC	10M2	IOM1	IOM0
INTEO	INTO enable	001011	-		-		R		R/W	
				Always	write "0"		0	0	0	0
				IN	IT2			IN <sup>-</sup>	T1	
	INT1 & INT2		I2C	I2M2	I2M1	I2M0	I1C	I1M2	I1M1	I1M0
INTE12	enable	00D0H	R		R/W		R		R/W	111110
			0	0	0	0	0	0	0	0
				_	IT4		- v		T3	
	INT3 & INT4		I4C	I4M2	I4M1	I4M0	I3C	I3M2	I3M1	I3M0
INTE34	enable	00D1H	R	1-11/12	R/W	14100	R	IOIVIZ	R/W	IOIVIO
			0	0	0	0	0	0	0	0
			-	_	IT6	· ·			T5	U
INITEEO	INT5 & INT6	000011	I6C	I6M2	I6M1	I6M0	I5C	15M2	I5M1	I5M0
INTE56	enable	00D2H	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
								IN	T7	
INTE7	INT7	00D3H	=	=	=	=	I7C	I7M2	17M1	I7M0
IIN I L I	enable	000311	-		_		R		R/W	
					write "0"		0	0	0	0
	INTTA0 &				(TMRA1)	1			(TMRA0)	
INTETA01	INTTA1	00D4H	ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0
	enable		R		R/W	1	R		R/W	Т
			0	0	0	0	0	0	0	0
	INTTA2 &				(TMRA3)	1		1	(TMRA2)	1
INTETA23	INTTA3	00D5H	ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
	enable		R		R/W	1	R		R/W	I
			0	0	0	0	0	0	0	0
	INTTA4 &		ITA 50		(TMRA5)	IT 4 51 40	ITA 40		(TMRA4)	ITA 4840
INTETA45	INTTA5	00D6H	ITA5C	ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0
	enable		R 0	0	R/W 0	0	R 0	0	R/W 0	0
			0		(TMRA7)	U	U	_	(TMRA6)	U
	INTTA6 &		ITA7C	ITA7M2	ITA7M1	ITA7M0	ITA6C	ITA6M2	ITA6M1	ITA6M0
INTETA67	INTTA7	00D7H	R	117(71012	R/W	11717100	R	117101112	R/W	117101010
	enable		0	0	0	0	0	0	0	0
	INITED CO.			INTTB01	(TMRB0)	•		INTTB00	(TMRB0)	
INITETES	INTTB00 &	000011	ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0
INTETB0	INTTB01 enable	00D8H	R		R/W	•	R		R/W	
	CHADIE		0	0	0	0	0	0	0	0
				INTTB11	(TMRB1)			INTTB10	(TMRB1)	
INITETO:	INTTB10 &	000011	ITB11C	ITB11M2	ITB11M1	ITB11M0	ITB10C	ITB10M2	ITB10M1	ITB10M0
INTETB1	INTTB11 enable	00D9H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
			-	-	TX0	-			RX0	
	INTRX0 &		ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0	INTTX0	00DBH	R	117.01012	R/W	117.01010	R	II O OIVIZ	R/W	11 (7 (0)1010
	enable		0	0	0	0	0	0	0	0
					ADM				SBI	Ü
INITECS	INTSBI &		IADMAGG			IA DA 45.40	ICDICO			ICDIMA
INTESBI ADM	INTADM	00E0H	IADM0C	IADMM2	IADMM1	IADMM0	ISBI0C	ISBIM2	ISBIM1	ISBIM0
ADM	enable		R		R/W	1	R		R/W	1
			0	0	0	0	0	0	0	0
				INTS	SPITX			INTS	PIRX	
INTESPI	INTSPI	00E1H	ISPITC	ISPITM2	ISPITM1	ISPITM0	ISPIRC	ISPIRM2	ISPIRM1	ISPIRM0
	enable	002111	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0

## (2) Interrupt control (2/4)

INTEUSB   INTUSB enable   INTUSB enable   INTEUSB   INTUSB enable   INTEUSB enable   INTEUSB enable   INTEUSB enable   INTELCD   INTELCD   INTELCD enable   INTELCD   INTELCD enable   INTELCD   INTELCD enable   INTELCD   INTELCD   INTELCD enable   INTELCD   INTELCD   INTELCD   INTELCD enable   INTELCD			1		1	_ 1		_	_		_
INTEUSE   Rable   Ra	Symbol	Name	Address	7	6	5	4	3	2	1	0
INTEALM   INTALM enable						_			INTU	JSB	
INTEALM   INTALM enable	INTELISE		00E3H	_	-	-	_	IUSBC	IUSBM2	IUSBM1	IUSBM0
INTEALM enable	INTEOSE	enable	UULSII	_		=		R		R/W	•
INTEALM enable					Always	write "0"		0	0	0	0
INTERC						_			INT	ALM	
NTERTC   NTRTC enable		INTALM	005511	_	-	_	_	IALMC	IALMM2	IALMM1	IALMM0
INTERCE   INTERCE   Canable   OBEN	INTEALIN	enable	UUESH	_		_		R	1	R/W	
INTERCE   INTERCE   Canable   OBEN					Alwavs	write "0"			0		0
NTERCY						_			INT	RTC	
INTEKEY   INTKEY enable	INITEDITO	INTRTC	005011	=	=	-	=	IRC	IRM2	IRM1	IRM0
INTEKEY   INTKEY enable   ODESH   Companies   ODESH   Companies   ODESH   OD	INTERIC	enable	UUEON	_		_	•	R		R/W	•
INTEKEY enable   ODE9H   ODE					Always	write "0"		0	0	0	0
NTELCD						_				KEY	
NTELCD	INTEKEY	INTKEY	NOEGH	=	-	-	=	IKC	IKM2	IKM1	IKM0
INTELCD	INTERE	enable	002311	=		=				R/W	_
INTECD   enable   ODEAH					Always	write "0"		0			0
INTELED						_	,				,
INTELESOI	INTELCD		00EAH	-	-	-	-		ILCDM2		ILCDM0
INTI2S0 &   INTI2S0 &   INTI2S1 &   ODEBH   INTI2S1 &   IIS1M2 &   II2S1M2 &   II2S1M0 &   II2S0M2 &   II2S0M2 &   II2S0M1 &   II2S0M0   IIIXINTO   IIXINTO   II		enable		_							1
INTI2S0 &   INTI2S0 &   INTI2S1   enable     O0EBH     II2S1M2   II2S1M1   II2S1M0   II2S0C   II2S0M2   II2S0M1   II2S0M0     III2S0M0   III2S0M0     IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII								0	_		0
NTENDFC		INTI2S0 &									
INTROFE   INTADE   I	INTEI2S01	INTI2S1	00EBH		II2S1M2		II2S1M0		II2S0M2		II2S0M0
INTROC &   INTRDY enable   O0ECH   INTRDY enable   O0ECH   IRSCM   IRSCM1   IRSCM0   IRDYC   IRDYM2   IRDYM1   IRDYM0   IRDYM1   IRDYM0   IRDYM0   IRDYM1   IRDYM1   IRDYM1   IRDYM0   IRDYM1		enable					_			1	
INTROPY enable				0		_	0	0	_		0
NTENDFC				IDSCC			IDSCMO	IDDVC			IDDVMO
INTERO	INTENDFC		00ECH		IKSCIVIZ		IKSCIVIU		IKDTIVIZ		INDTIVIO
INTPO		enable			0		0		0		0
INTPO enable				-	0		U	-		_	U
NTEPU   enable		INTP0		_	_	_	_	IP0C			IP0M0
Always write "0"   0   0   0   0   0   0   0   0   0	INTEP0	enable	00EEH	=		=	l .				
INTAD &   INTAD &   INTAD     INTAD     INTAD   INTA					Always	write "0"		0	0		0
INTEAD INTAD & INTAD NOT I		INITAD C									
enable R R/W R R/W	INITEAD		OOEELI	IADHPC			IADHPM0	IADC			IADM0
0 0 0 0 0 0 0	INTEAD		UUEFH	R		R/W		R		R/W	•
		CHADIC		0	0	0	0	0	0	0	0

## (2) Interrupt control (3/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
					INTDMA1			INTTC0/I	INTDMA0	
INTETC01	INTTC0/INTDMA0 &		ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
/INTEDMA01	INTTC1/INTDMA1	00F1H	/IDMA1C	/IDMA1M2		/IDMA1M0		/IDMA0M2		/IDMA0M0
	enable		R	_	R/W	I -	R	_	R/W	
			0	0	0	0	0	0	0	0
			ITOOO		INTDMA3	ITOOMO	ITOOO		INTDMA2	ITOON 40
INTETC23	INTTC2/INTDMA2 & INTTC3/INTDMA3	00F2H	ITC3C /IDMA3C	ITC3M2	ITC3M1	ITC3M0 /IDMA3M0	ITC2C /IDMA2C	ITC2M2	ITC2M1	ITC2M0 /IDMA2M0
/INTEDMA23	enable	001211	R	/IDIVII (OIVIE	R/W	/121VII (OIVIO	R	/ IDIVII (EIVIE	R/W	/IDIVIJ (LIVIO
			0	0	0	0	0	0	0	0
					INTDMA5		-	-	INTDMA4	
	INTTC4/INTDMA4 &		ITC5C	ITC5M2	ITC5M1	ITC5M0	ITC4C	ITC4M2	ITC4M1	ITC4M0
INTETC45 /INTEDMA45	INTTC5/INTDMA5	00F3H	/IDMA5C	/IDMA5M2	/IDMA5M1	/IDMA5M0		/IDMA4M2	/IDMA4M1	/IDMA4M0
/INTEDIVIA43	enable		R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				INTTC7	(DMA7)				(DMA6)	
INTETC67	INTTC6 & INTTC7	00F4H	ITC7C	ITC7M2	ITC7M1	ITC7M0	ITC6C	ITC6M2	ITC6M1	ITC6M0
	enable	00	R		R/W	<del> </del>	R		R/W	
			0	0	0	0	0	0	0	0
			-	-						IR0LE
			0 0	0 0						W
	SIO	00F5H	Always	Always						0: INTRX0
SIMC	interrupt mode	(Prohibit	write "0"	write "0"						edge
	control	RMW)								mode
										1: INTRX0
										level mode
1			I5EDGE	I4EDGE	I3EDGE	12EDGE	I1EDGE	I0EDGE	IOLE	
			W	W	W	W	W	W	R/W	R/W
	late we sat	00F6H	0	0	0	0	0	0	0	0
IIMC0	Interrupt input mode control 0	(Prohibit	INT5	INT4	INT3	INT2	INT1	INT0	0: INT0	Always
	input mode control o	RMW)	edge	edge	edge	edge	edge	edge	edge mode	write "0"
			0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	1:INT0	
			1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	level mode	
				1	- <del>1</del>	1		INT	WD	
INTWDT	INTWD	00F7H	_	-	_	_	ITCWD	_	_	_
	enable		_		_		R	-	_	-
				Always	write "0"		0	-	-	-
		00F8H	CLRV7	CLRV6	CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
INTCLR	Interrupt	(Prohibit				V	V			
INTOLIC	clear control	RMW)	0	0	0	0	0	0	0	0
		,				Interrup	t vector			
									17EDGE	I6EDGE
									W	W
	Interrupt	00FAH							0	0
IIMC1	input mode control 1	(Prohibit							INT7	INT6
	,	RMW)							edge	edge
									0: Rising	0: Rising
									1: Falling	1: Falling

# (2) Interrupt control (4/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Cymbol	Name	Addicas	<u> </u>	<u> </u>	DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
	DMA0		$\overline{}$		DIVIAOVO	DIVIAOVT	L	W	DIVIAOVI	DIVIAOVO
DMA0V	start	0100H	$\overline{}$		0	0	0	0	0	0
	vector						_	art vector		
					DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
	DMA1		$\overline{}$		DIVITATION	DIVITAT		/W	DIVITATI	Bivii
DMA1V	start	0101H	$\overline{}$		0	0	0	0	0	0
	vector				·	U		art vector		
					DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
	DMA2		$\overline{}$		DIVI LEVO	DIVIJ (EV I	R/		DIVINIEVI	D.V., (2.00
DMA2V	start	0102H	$\overline{}$		0	0	0	0	0	0
	vector		_		U	U			0	0
							DMA2 sta			
	DMA3		$\overline{}$		DMA3V5	DMA3V4	1	DMA3V2	DMA3V1	DMA3V0
DMA3V	start	0103H	$\overline{}$					W		
	vector		_		0	0	0	0 art vector	0	0
					DMA 4)/5	DMA 4)/4			DMA 4)/4	DMA 41/0
	DMA4		$\overline{}$		DMA4V5	DMA4V4		DMA4V2	DMA4V1	DMA4V0
DMA4V	start	0104H	$\overline{}$			_		/W	_	
	vector				0	0	0	art vector	0	0
					DMA 5\/5	DMA5V4			DMAGVA	DMACVO
	DMA5		$\overline{}$		DMA5V5	DIVIA5V4		DMA5V2	DMA5V1	DMA5V0
DMA5V	start	0105H	$\overline{}$		0		0	/W O	0	
	vector		_		U	0		art vector	0	0
					DMA6V5	DMA6V4	1	DMA6V2	DMA6V1	DMA6V0
	DMA6		$\overline{}$		DIVIAOVS	DIVIAUV4		/W	DIVIAGVI	DIVIAOVO
DMA6V	start	0106H	$\overline{}$		0	0	0	0	0	0
	vector				Ť		_	art vector		
					DMA7V5	DMA7V4	DMA7V3		DMA7V1	DMA7V0
D1447\	DMA7	040711	$\overline{}$					/W		
DMA7V	start	0107H	$\overline{}$		0	0	0	0	0	0
	vector					l	DMA7 st	art vector		•
			DBST7	DBST6	DBST5	DBST4	DBST3	DBST2	DBST1	DBST0
DMAB	DMA burst	040011		•	•	R	./W	•		•
DIVIAB	DMA burst	0108H	0	0	0	0	0	0	0	0
					1:	DMA reques	st on burst m	node		
			DREQ7	DREQ6	DREQ5	DREQ5	DREQ4	DREQ3	DREQ2	DREQ1
	DMA	0109H				I	/W			
DMAR	request	(Prohibit	0	0	0	0	0	0	0	0
	·	RMW)	0	U				l	U	
						: DMA requi			DMA OFL 1	DMAGELG
			$\overline{}$		DMASEL5	DMASEL4	DMASEL3	DMASEL2	DMASEL1	DMASEL0
	Micro						R/		_	
DMASEL	DMA/HDMA	010AH			0	0	0	0	0	0
	Select				0:Micro		0: Micro	0: Micro	0: Micro	0: Micro
					DMA5	DMA4	DMA3	DMA2	DMA1	DMA0
					1:HDMA5	1:HDMA4	1:HDMA3	1:HDMA2	1:HDMA1	1:HDMA0

# (3) Memory controller (1/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Cymicon	Hamo	71001000	B0WW3	B0WW2	B0WW1	B0WW0	B0WR3	B0WR2	B0WR1	B0WR0
			2011110	Bottite	Bottiti	R/		BOTTILE	Borner	Bonne
			0	0	1	0	0	0	1	0
			Write waits	U	ı	1 0	Read waits	0		U
	BLOCK0			ita 0010.	1 weit			ita 0010: 1	weit	
	CS/WAIT	0140H	0001: 0 wa 0101: 2 wa				0001: 0 wa 0101: 2 wa	aits 0010: 1 aits 0110: 3		
B0CSL	control	(Prohibit	0101: 2 wa					its 1000: 5		
	register	RMW)	1001: 6 wa				-	its 1010: 7		
	low		1011: 8 wa	its 1100:			1011: 8 wa	aits 1100: 9	waits	
				aits 1110:				/aits 1110: 1		
				aits 0100:				aits 0100: 2		
			0011: 6 state		input mode		Others: Rese	s + WAIT pin	i input mode	
			Others: Rese	ived		B0REC	B0OM1		B0BUS1	B0BUS0
				/		BUREC	BUOIVI I	B0OM0	B0B031	D0D030
	BLOCK0		R/W				1	R/W	1	
	CS/WAIT	0141H	0			0	0	0	0	0
B0CSH	control	(Prohibit	CS select			Dummy	00: ROM/S		Data bus w	<i>i</i> idth/
	register	RMW)	0: Disable			cycle	01: Reserv		00: 8 bits	
	high		1: Enable			0:No insert	10: Reserv		01: 16 bits	
						1: Insert	11: Reserv	ea	10: Reserv	
			DANANA	DAMMA	DAMMA	D414/14/0	DAMADO	DAWDO	11: Don't s	
			B1WW3	B1WW2	B1WW1	B1WW0	B1WR3	B1WR2	B1WR1	B1WR0
					ı	R/	1	1	1	,
			0	0	1	0	0	0	1	0
	BLOCK1		Write waits				Read waits			
	CS/WAIT	0144H	0001: 0 wa				0001: 0 wa			
B1CSL	control	(Prohibit	0101: 2 wa					nits 0110: 3		
	register	RMW)	0111: 4 wa 1001: 6 wa					aits 1000: 5 aits 1010: 7		
	low		1011: 8 wa					aits 1100: 7		
				aits 1110: 1				aits 1110: 1		
				aits 0100: 2			1111: 16 v	aits 0100: 2	0 waits	
			0011: 6 state		input mode			s + WAIT pin	input mode	
			Others: Rese	rved		T	Others: Rese		1	
			B1E			B1REC	B1OM1	B1OM0	B1BUS1	B1BUS0
	BLOCK1		R/W					R/W		
	CS/WAIT	0145H	0			0	0	0	0	0
B1CSH	control	(Prohibit	CS select			Dummy	00: ROM/S	RAM	Data bus w	/idth
	register	`RMW)	0: Disable			cycle	01: Reserv	red	00: 8 bits	
	high	,	1: Enable			0:No	10: Reserv		01: 16 bits	
	•					insert	11: SDRA	Л	10: Reserv	
						1: Insert		1	11: Don't s	
			B2WW3	B2WW2	B2WW1	B2WW0	B2WR3	B2WR2	B2WR1	B2WR0
						R/	W			
			0	0	1	0	0	0	1	0
	PL OCK2		Write waits		I	· · · · · · · · · · · · · · · · · · ·	Read waits	1	1	
	BLOCK2 CS/WAIT	0148H	0001: 0 wa	its 0010:	1 waits		0001: 0 wa	its 0010:	1 waits	
B2CSL	control	(Prohibit	0101: 2 wa					aits 0110:		
DZCOL	register	RMW)	0111: 4 wa					its 1000:		
	low	IXIVIVV)	1001: 6 wa					nits 1010:		
	IOW		1011: 8 wa	its 1100: aits 1110:				its 1100: vaits 1110:		
				aits 0100:				aits 0100:		
				s + WAIT pin				s + WAIT pin		
			Others: Rese	=			Others: Rese	=	-	
			B2E	B2M		B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
			R/			1		R/W	,	
	BLOCK2		-			_				1
	CS/WAIT	0149H	1	0		0	0	0	0	1
B2CSH	control	(Prohibit	CS select	0:16 MB		Dummy	00: ROM/S		Data bus w	/iatn
	register	RMW)	0: Disable	1: Sets		cycle	01: Reserv		00: 8 bits	
	high		1: Enable	area		0:No insert	10: Reserv		01: 16 bits 10: Reserv	ad
						1: Insert	I II. SUKAI	VI	10: Reserv	
			1			1. 1113611			טוועס . ווי	Οί

## (3) Memory controller (2/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			B3WW3	B3WW2	B3WW1	B3WW0	B3WR3	B3WR2	B3WR1	B3WR0
						R/	W			
			0	0	1	0	0	0	1	0
			Write waits				Read waits			
	BLOCK3	04.4011	0001: 0 wa	its 0010: 1	1 waits		0001: 0 wa	its 0010: 1	waits	
B3CSL	CS/WAIT	014CH	0101: 2 wa				0101: 2 wa		waits	
B3CSL	control register	(Prohibit RMW)	0111: 4 wa				0111: 4 wa		waits	
	low	KIVIVV)	1001: 6 wa				1001: 6 wa		waits	
	1011		1011: 8 wa				1011: 8 wa		waits	
				aits 1110: 1 aits 0100: 2				vaits 1110: 12 vaits 0100: 20		
				s + WAIT pin				s + WAIT pin		
			Others: Rese	=	input mode		Others: Rese		i input mode	
			B3E	1700		B3REC	B3OM1	B3OM0	B3BUS1	B3BUS0
			R/W	/		DOILEO	DOOM	R/W	Вовоот	Вовооо
	BLOCK3	04.4511	0			0	0	0	0	0
B3CSH	CS/WAIT	014DH (Prohibit	CS select			Dummy	00: ROM/S		Data bus w	
взсъп	control register	RMW)	0: Disable			cycle	01: Reserv		00: 8 bits	natii
	high	IXIVIVV)	1: Enable			0:No	10: Reserv		01: 16 bits	
	ing.					insert	11: Reserv	ed	10: Reserv	ed
						1: Insert			11: Don't s	et
			BEXWW3	BEXWW2	BEXWW1	BEXWW0	BEXWR3	BEXWR2	BEXWR1	BEXWR0
						R/	W			
			0	0	1	0	0	0	1	0
			Write waits				Read waits			
	BLOCK EX		0001: 0 wa	its 0010: 1	l waits		0001: 0 wa		waits	
BEXCSL	CS/WAIT	0158H	0101: 2 wa				0101: 2 wa			
BEACSL	control register	(Prohibit RMW)	0111: 4 wa				0111: 4 wa			
	low	IXIVIVV)	1001: 6 wa				1001: 6 wa			
	1011			aits 1100. s				raits 1100. 9		
				aits 0100: 2				aits 0100: 2		
				s + WAIT pin				s + WAIT pin		
			Others: Rese	•	•		Others: Rese		•	
			<u></u>			BEXREC	BEXOM1	BEXOM0	BEXBUS1	BEXBUS0
								R/W	122,2001	
	BLOCK EX	0.4501.1				0	0	0	0	0
BEXCSH	CS/WAIT control	0159H (Prohibit				Dummy	00: ROM/S		Data bus w	
BEAGSH	register	RMW)				cycle	01: Reserv		00: 8 bits	
	high	i vivivv)				0:No	10: Reserv		01: 16 bits	
	1.1.9.1					insert	11: Reserv		10: Reserv	ed
						1: Insert			11: Don't s	et

### (3) Memory controller (3/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Memory		M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14-9	M0V8
MAMR0	address	0142H				R/	W			
IVIAIVIINO	mask	014211	1	1	1	1	1	1	1	1
	register 0				0: Compa	are enable	1: Compa	re disable		
	Memory		M0S23	M0S22	M0S21	M0S20	M0S19	M0S18	M0S17	M0S16
MSAR0	start	0143H				R/	W			
WOARO	address	014311	1	1	1	1	1	1	1	1
	register 0				Se	et start addre	ess A23 to A	.16		
	Memory		M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	MV15-9	M1V8
MAMR1	address	0146H				R/	W			
IVII (IVII CI	mask	014011	1	1	1	1	1	1	1	1
	register 1				0: Compa	are enable	1: Compa	re disable		
	Memory		M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16
MSAR1	start	0147H				R/	W			
107 11 (1	address	0	1	1	1	1	1	1	1	1
	register 1					et start addre	ess A23 to A			
	Memory		M2V22	M2V21	M2V20	M2V19	M2V18	M2V17	M2V16	M2V15
MAMR2	address	014AH		1	1		W	1		
	mask		1	1	1	1	1	1	1	1
	register 2			1		are enable	1: Compa	1		
	Memory		M2S23	M2S22	M2S21	M2S20	M2S19	M2S18	M2S17	M2S16
MSAR2	start	014BH		1	1	·	W		1	
	address		1	1	1	1	1	1	1	1
	register 2			T		et start addre				
	Memory		M3V22	M3V21	M3V20	M3V19	M3V18	M3V17	M3V16	M3V15
MAMR3	address	014EH		1	1		W	1		
	mask		1	1	1	1	1	1	1	1
	register 3			T		are enable	1: Compa		T	
	Memory		M3S23	M3S22	M3S21	M3S20	M3S19	M3S18	M3S17	M3S16
MSAR3	start	014FH		1 .	1 .		W	1 .		
	address		1	1	1	1 1	1 1	1	1	1
	register 3				Se	et start addre	ess A23 to A	16		

(3) Memory controller (4/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
						OPGE	OPWR1	OPWR0	PR1	PR0
			//			R/W				
	Page					0	0	0	1	0
PMEMCR	ROM	0166H				ROM	Wait number	er on page	Byte numb	er in a page
PIVIEIVICK	control	01000				page	00: 1 CLK (n	. •	00: 64 byte	
	register					access	01: 2 CLK (n	-2-2-2 mode)	01: 32 byte	s
						0: Disable		-3-3-3 mode)	10: 16 byte	es
						1: Enable	11: Reserved	t	11: 8 bytes	1
					TACSEL1	TACSEL0			TAC1	TAC0
					R/	W			R	/W
	Adjust for				0	0			0	0
CSTMGC	Timing of	0168H			Select area	a to			Select delay	time(TAC)
	control				change tim				$00:0\times f_{\text{SYS}}$	
	signal				00:CS0	01:CS1			$01:1 \times f_{SYS}$	
					10:CS2	11:CS3			$10:2\times f_{SYS}$	
									11:Reserved	
					TCWSEL1	TCWSEL0	TCWS1	TCWS0	TCWH1	TCWH0
							R	/W		
	Adjust for				0	0	0	0	0	0
WRTMGCRR	Timing of	0169H			Select area			time(TCWS)		time(TCWH)
	control				change tim		00:0.5 × f <sub>SN</sub>		00:0.5 × f <sub>S</sub>	
	signal				00:CS0	01:CS1	01:1.5 × f <sub>S</sub>		01:1.5 × f <sub>S</sub>	
					10:CS2	11:CS3	10:2.5 × f <sub>SY</sub>		10:2.5 × f <sub>SY</sub>	
							11:3.5 × f <sub>S</sub>	1	11:3.5 × f <sub>SN</sub>	
			B1TCRS1	B1TCRS0	B1TCRH1	B1TCRH0	B0TCRS1	B0TCRS0	B0TCRH1	B0TCRH0
	A discount form			1	1	1	R/W			1
	Adjust for Timing of		0	0	0	0	0	0	0	0
RDTMGCR0	control	016AH	Select delay			time(TCRH)		time(TCRS)		time(TCRH)
	signal		00:0.5 × f <sub>SY</sub>		00:0 × f <sub>SYS</sub>		00:0.5 × f <sub>SY</sub>		00:0 × f <sub>SYS</sub>	
	o.g. i.a.		01:1.5 $\times$ f <sub>SY</sub> 10:2.5 $\times$ f <sub>SY</sub>		$01:1 \times f_{SYS}$ $10:2 \times f_{SYS}$		01:1.5 $\times$ f <sub>SN</sub> 10:2.5 $\times$ f <sub>SN</sub>		$01:1\times f_{SYS} \\ 10:2\times f_{SYS}$	
			$10.2.3 \times 1_{SY}$ $11:3.5 \times f_{SY}$		$10.2 \times 1_{SYS}$ $11:3 \times f_{SYS}$		$10.2.3 \times 1_{S}$ $11:3.5 \times f_{S}$		$10.2 \times f_{SYS}$ $11:3 \times f_{SYS}$	
			B3TCRS1	B3TCRS0	B3TCRH1	DOTODUO	B2TCRS1	B2TCRS0	B2TCRH1	B2TCRH0
			BSICKSI	BSTCRSU	BSTCKHT	B3TCRH0	R/W	BZTCRSU	BZICKHI	B21CKHU
	Adjust for		0	0	0	0	0	0	0	0
	Timing of		Select delay			time(TCRH)		time(TCRS)		time(TCRH)
RDTMGCR1	control	016BH	00:0.5 × f <sub>SY</sub>		00:0 x× f <sub>sy</sub>		$00:0.5 \times f_{S}$		00:0 × f <sub>SYS</sub>	une(TCKH)
	signal		$00.0.5 \times f_{SY}$ $01:1.5 \times f_{SY}$		$01:1 \times f_{SYS}$		$00.0.5 \times f_{S}$	-	$00.0 \times f_{SYS}$ $01:1 \times f_{SYS}$	
			$10:2.5 \times f_{SY}$		10:2 × f <sub>SYS</sub>		10:2.5 × f <sub>S</sub>		10:2 × f <sub>SYS</sub>	
			11:3.5 × f <sub>SY</sub>		$11:3 \times f_{SYS}$		11:3.5 × f <sub>S</sub>		11:3 × f <sub>SYS</sub>	
								CSDIS	ROMLESS	VACE
									R/W	1
	Boot Rom							1	0/1	1/0
BROMCR	Control	016CH						Nand-Flash	Boot	Vector
Bitomort	register	0.5511						Area CS	ROM	address
	3							Output	0: Use	0: Disable
								0:enable	1: No use	1: Enable
<u> </u>								1:disable		
										_
	RAM									R/W
RAMCR	Control	016DH								1
	register					<del>                                     </del>		$\rightarrow$	$\overline{}$	
										Always write "1"
				1				1	L	WILL I

### (4) TSI

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TSI7	INGE	PTST	TWIEN	PYEN	PXEN	MYEN	MXEN
			R/W	R/W	R	R/W	R/W	R/W	R/W	R/W
			0	0	0	0	0	0	0	0
TSICRO	TSI control register0	01F0H	0: Disable 1: Enable	Input gate control of Port 96,97 0: Enable 1: Disable	Detection condition 0: no touch 1: touch	INT4 interrupt control 0: Disable 1: Enable	SPY 0: OFF 1: ON	SPX 0:OFF 1:ON	SMY 0:OFF 1:ON	SMX 0:OFF 1:ON
			DBC7	DB1024	DB256	DB64	DB8	DB4	DB2	DB1
						R	/W			
TSICR1	TSI control	01F1H	0	0	0	0	0	0	0	0
TOICKT	register1	O II II I	0: Disable	1024	256	64	8	4	2	1
	J		1: Enable				•	l-16) / f <sub>SYS</sub> "- t to "1" in bit		•

### (5) SDRAM controller

SRDS - SMUXW1 SMUXW0 SPRE		0
		SMAC
R/W		R/W
1 0 0 0		0
SDRAM access control  SDRAM   0250H   Read data shift function   Read write "0"   Address multiplex type   Commands   Com		SDRAM controller
register 0: Disable 1: Enable 10: Type B (A10-) 10: Type C (A11-) 11: Reserved 1: With auto precharge		0: Disable 1: Enable
STMRD STWR STRP STRCD STRC	C2 STRC1	STRC0
R/W	l	1
SDRAM	0	0
SDCISR Interval 0251H TMRD TWR TRP TRCD TRC	1 CLK 100: 5	L
Pegister   000.	2 CLK 100: 5	
	3 CLK 101. 0	
	4 CLK 110. 7	
		SRC
		SKC
	0	0
SDRAM Always Self Refresh interval		Auto
refresh Write "0" Petroch 000: 47 states 10	0: 468 states	Refresh
SDRCR   , ,   0252H	1: 624 states	
register exit 010: 156 states 1		0:Disable
function 011: 312 states 1		1:Enable
0:Disable		
1:Enable		
SCMN		SCMM0
	R/W	<del>-</del>
	0	0
	and issue	
	on't care	
SDPAM	itialization sequ	
SDCMM   command   0253H	echarge All con	
register	ght Auto Refres	
	ode Register Se	
	echarge All cor	nmand
	eserved	
	elf Refresh Entr	-
	elf Refresh Exit : Reserved	command
		0557
SDBL5   SDBL4   SDBL3   SDBL	.2 SDBL1	SDBL0
SDRAM 0 0 0 0	0	0
SDBLS HDRAM burst length 0254H	For 2 HDMA1	For HDMA0
register HDMA burst length		
0:1 Word Read / Single Write 1:Full Page Read / Burst Write		

### (6) LCD controller (1/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			RAMTYPE1	RAMTYPE0	SCPW1	SCPW0	MODE3	MODE2	MODE1 MODE0		
						F	R/W				
			0	0	1	1	0	0	0	0	
			Display RA	M		nsfer speed	Mode settir	ng			
					SCPW2= C		0000 : Rese		1000 : Reser	ved	
LCD	LCD		00: Interna		01: 1-clock		0001 : SR (r	•	1001 : Reser	ved	
MODE0	mode0	0280H	01: Externa		SRAM 10: 8-clock		0010 : SR (4	• ,	1010 : TFT (	,	
	register		10: SDRAN		11: 16-cloc	:k	0011 : Rese		1011 : TFT (4096 color)		
			11: Reserv	ed	SCPW2= 1		0100 : SR (	,	1100 : TFT (	,	
					00: 6-clock 01: 12-cloc		0101 : SR (6	,	1101 : TFT2	o6k,16M (color)	
					10: 24-cloc		0110 : STN		1110 : Reser	` ,	
					11: 48-cloc		0111 : STN (400		1111 : Reser		
			LDC2	LDC1	LDC0	LDINV	AUTOINV	INTMODE	FREDGE	SCPW2	
					R/				W	W	
			0	0	0	0	0	0	0	0	
	1.00		Data rotation	function		LD bus	Auto bus	Interrupt	FR edge	LD bus	
LCD	LCD mode1	0281H	(Supported f	or 64K-color:	16bps only)	Inversion	inversion	selection	0: LHSYNC	transfer	
MODE1	register	020111	000: Normal		-degree		0: Disable	0.11.045	front edge	speed	
	3			tal flip 101: Re		0: Normal	1: enable	0:LLOAD	1:LHSYNC back edge	0: normal	
			010: Vertical	•		1: Inversion	(Valid only for TFT)	1:LVSYNC	back edge	1: 1/3	
				111: Re			101 171)			1. 1/0	
				ital & vertical f							
	LCD		FMP3	FMP2	FMP1	FMP0	FML3 FML2 FML1 FML0				
LCDDVM0	divide	0283H		ı	1		2/W	1			
	frame0 register		0	0	0	0	0	0	0	0	
	register				// (bits 3-0)	I			OVM (bits 3-0)		
	LCD		FMP7	FMP6	FMP5	FMP4	FML7	FML6	FML5	FML4	
LCDDVM1	divide	0288H	_		<u> </u>	t e	2/W		1 _		
	frame1 register		0	0	0	0	0	0	0	0	
	. og.o.o.		00140		// (bits 7-4)	00140	0500		DVM (bit 7-4)		
			COM3	COM2 R/	COM1	COM0	SEG3	SEG2	SEG1 R/W	SEG0	
			0	0	0	0	0	0	0	0	
			Common se		U	U	Segment s		0	0	
			0000 : rese	•	1000 : 320		0000 : Res	Ü	1000 : Res	served	
LCDSIZE	LCD size	0284H	0001 : 64		1000 : 020		0000 : 100		1000 : Res		
LODOILL	register	020411	0010: 96		1010 : Rese	erved	0010 : 128		1010 : Res		
			0011 : 120		1011 : Rese		0011 : 160		1011 : Res		
			0100 : 128		1100 : Rese		0100 : 240		1100 : Res		
			0101 : 160 0110 : 200		1101 : Rese		0101 : 320		1101 : Res		
			0110 : 200		1110 : Rese		0110 : 480 0111 : 640		1110 : Res		
			PIPE	ALL0	FRMON	_	V 040	DLS	LCP0OC	START	
			<u>-</u>		W	1			R/W		
			0	0	0	0		0	0	0	
			PIP	Segment	FR divide	Always		FR signal	LCP0	LCDC	
			function	Data	setting	write "0"		LCP0/Line	0: Always	operation	
	LCD		0:Disable	0:Normal				selection	output		
LCDCTL0	control0	0285H	1:Enable	1: Always	0: Disable			0:Line	1: At valid	0: Stop	
	register			output "0"	1: Enable			1:LCP0	data only LLOAD	1: Start	
									width		
									0: At setting		
									in register		
									1: At valid		
									data only		

### (6) LCD controller (2/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			LCP0P	LHSP	LVSP	LLDP			LVSW1	LVSW0
			R/W	R/W	R/W	R/W			R/W	R/W
			1	0	1	0			0	0
	LCD		LCP0	LHSYNC	LVSYNC	LLOAD			LVSYNC	
LCDCTL1	control1	0286H	phase	phase	phase	phase			enable time	control
	register		0:Rising	0:Rising	0:Rising	0:Rising			00: 1 clock o	f LHSYNC
			1:Falling	1: Falling	1: Falling	1: Falling			01: 2 clocks	of LHSYNC
									10: 3 clocks	of LHSYNC
									11: Reserve	d
			LGOE2P	LGOE1P	LGOE0P					
				R/W						
			0	0	0					
	LCD		LGOE2	LGOE1	LGOE0					
LCDCTL2	control2	0287H	phase	phase	phase					
	register				ļ ·					
			0: Rising	0: Rising	0: Rising					
			1: Falling	1: Falling	1: Falling					
			LH7	LH6	LH5	LH4	LH3	LH2	LH1	LH0
	LHSYNC			Lilo	Lilo		N	LITE		Lilo
LCDHSP	Pulse	028AH	0	0	0	T 0	0	0	0	0
	register		0	U					0	U
					1	LHSYNC pe				
	LHSYNC		LH15	LH14	LH13	LH12	LH11	LH10	LH9	LH8
LCDHSP	Pulse	028BH		T	1	1	N	1	1	Г
	register		0	0	0	0	0	0	0	0
						LHSYNC per	iod (bits 15-	8)		
			LVP7	LVP6	LVP5	LVP4	LVP3	LVP2	LVP1	LVP0
LCDVSP	LVSYNC Pulse	028CH				1	N			
LCDVSP	register	026CF	0	0	0	0	0	0	0	0
	. og.o.o.			·	•	LVSYNC pe	riod (bits 7-0	))	•	•
									LVP9	LVP8
	LVSYNC								V	
LCDVSP	Pulse	028DH							0	0
202 ( 0.	register	0202								C period
										-
				DIV.	D1.1/-	DIV.	DI VC	DI V	(bits	
	LVSYNC			PLV6	PLV5	PLV4	PLV3	PLV2	PLV1	PLV0
LCDPRVSP	Pre Pulse	028EH			1	<u> </u>	W		1	
	register			0	0	0	0	0	0	0
					,	Front dum	my LVSYNC	(bits 6-0)		
	11100/010			HSD6	HSD5	HSD4	HSD3	HSD2	HSD1	HSD0
LCDHSDLY	LHSYNC Delay	028FH					W			
LCDHODLY	register	UZOFFI		0	0	0	0	0	0	0
	. g					LHSYI	NC delay (bit	ts 6-0)		
			PDT	LDD6	LDD5	LDD4	LDD3	LDD2	LDD1	LDD0
			R/W		1	1	W		· · · · · ·	
			0	0	0	0	0	0	0	0
	11005		Data output							
LCDLDDLY	LLOAD Delay	0290H	timing							
LODEDDET	register	02300	0: Sync with							
	3.2.10.		LLOAD			LLOA	D delay (bits	s 6-0)		
			1: 1 clock				•			
			later than							
			LLOAD							

## (6) LCD controller (3/6)

LCDOODLY register   COED1	Symbol	Name	Address	7	6	5	4	3	2	1	0
CODODLY					OE0D6	OE0D5	OE0D4	OE0D3	OE0D2	OE0D1	OE0D0
Tegister	1.0000011/	DDLY Delay register  LGOE1 Delay register  LGOE2 Delay register  LHSYNC Width register  LLOAD width register  LHOAD width register  LGOE0 width 02	000411			•		W	•		
LCOPIDILY   LGOE1   Delay register	LCDOODLY	,	029111		0	0	0	0	0	0	0
LGOEI   Delay register   1 De		3					OE	delay (bits	6-0)		
CODIDLY   Code   Cod					OE1D6	OE1D5	OE1D4	OE1D3	OE1D2	OE1D1	OE1D0
Tegister   Tegister	I CDO1DLY		0202H					W			
LCO2DLY	LCDOTDLT	,	029211		0	0	0	0	0	0	0
LCOOZDLY		·					OE,	1 delay (bits	6-0)		
Delay register   Del					OE2D6	OE2D5	OE2D4	OE2D3	OE2D2	OE2D1	OE2D0
Tegister   Female	I CDOSDLY		0203H					W			
LHSYNC Width register   0294H   15W7   15W6   15W7   15	LODOZDLI	,	029311		0	0		_		0	0
LICOHOW   Width register   LICOHOW   Width register   LICOHOW		Ü					OE2	2 delay (bits	6-0)		
CDHSW   Register   Possible		I HOVNO		HSW7	HSW6	HSW5	HSW4	HSW3	HSW2	HSW1	HSW0
Tegister   Tegister	LCDHSW		0294H				V	٧			
LLOAD width register   Depth register	LODITOW		020411	0	0	0	0	0	0	0	0
LLOAD   width register   D295H   D295H   D0   D0   D0   D0   D0   D0   D0   D						Sett	ing bit7-0 for	LHSYNC V	Vidth		
CDLDW   width register   COUNT   CO				LDW7	LDW6	LDW5	LDW4	LDW3	LDW2	LDW1	LDW0
Tegister   Fegister   Fegister   Fegister   Fegister   February    I CDI DW	_	0295H				V	V				
LCDHOOW   LGOE0 width register   D096H   D0W6   D0W5   D0W4   D0W3   D0W2   D0W1   D0W0	LODEDVV		020011	0	0	0	0	0	0	0	0
LGOHOOW   LGOE0 width register   0296H   10							LHSYNC wi	dth (bits 7-0)	)		
LCDHOOW   register   O296H   O				O0W7	O0W6	O0W5	O0W4	O0W3	O0W2	O0W1	O0W0
Tegister   Fegister    I CDHO0W		0296H				V	٧				
LGOE1   Vidth register   0297H   01W7   01W6   01W5   01W4   01W3   01W2   01W1   01W0	LODITOOW		023011	0	0	0	0	0	0	0	0
LGOE1   width register   0297H   0   0   0   0   0   0   0   0   0		·					LLOAD wid	th (bits 7-0)			
CCDHO1W   Width register   O297H   O		10054		O1W7	O1W6	O1W5	O1W4	O1W3	O1W2	O1W1	O1W0
Tegister   Fegister    LCDHO1W		0297H				V	V				
LGOE2 width register	LODITOTW		020711	0	0	0	0	0	0	0	0
LGDHO2W   LGOE2 width   register							LGOE1 wid	th (bits 7-0)			
CODHOZW   Width register   O298H   O298H   O O O O O O O O O O O O O O O O O O		LCOE2		O2W7	O2W6	O2W5	O2W4	O2W3	O2W2	O2W1	O2W0
Tegister   Female	LCDHO2W		0298H			<del> </del>	-		<del></del>	<del></del>	
Bit8,9   for signal width register   D299H   O2W8   O1W9   O1W8   O0W8   LDW9   LDW8   HSW8   O1W9   LDW8   HSW8   O1W9   O1W8   O0W8   LDW9   LDW8   HSW8   O1W9   O1W8   O1W9   O1W9   O1W9   O1W9   O1W9   O1W9   O1W9   O1W9   O1W8   O1W9			0	0	0		_	0	0	0	
Bit8,9   for signal width register   0299H   0299H   0   0   0   0   0   0   0   0   0						T					
CDHWB8   for signal width register   0299H   0   0   0   0   0   0   0   0   0				O2W9	O2W8	O1W9	l .		LDW9	LDW8	HSW8
width register width (bits 9-8) LHSYNC (bits 9-8) LHSYNC width		,			_	<u> </u>	1	1	I -	<u> </u>	
register (bits 9-8) (bits 9-8) width EGOED width (bits 9-6) ERSTNC width	LCDHWB8		0299H	-		-				_	
(5)(3 5 6)			0299H _						LLOAD wid	Ith (bits 9-8)	
				(bits	9-8)	(bits	9-8)	(bit 8)			(bit 8)

### (6) LCD controller (4/6)

	Nome	,			-	4		2	4	0
Symbol	Name	Address	7	6	5	4	3	2	1	0
	Start		LMSA7	LMSA6	LMSA5	LMSA4	LMSA3	LMSA2	LMSA1	
LSAML	address	02A0H		1 -		R/W	1 -		1 -	
	register LCD main-L		0	0	0	0	0 Iress (A7-A1	0	0	
			1140445				,	<u> </u>	1.044.0	1.140.40
	Start		LMSA15	LMSA14	LMSA13	LMSA12	LMSA11	LMSA10	LMA9	LMSA8
LSAMM	address register	02A1H	0	0	0	0	/W 0		<u> </u>	
	LCD main-M		0	U	_	_	rt address (A	0	0	0
			1.140.4.00	140400			, ,		1.110.4.7	1110110
	Start address		LMSA23	LMSA22	LMSA21	LMSA20	LMSA19 /W	LMSA18	LMSA17	LMSA16
LSAMH	register	02A2H	0	1	0	0	0	0	0	0
	LCD main-H		U	ı			t address (A		U	U
	Start		LSSA7	LSSA6	LSSA5	LSSA4	LSSA3	LSSA2	LSSA1	
	address		LOOKI	LOOAU	LOGAG	R/W	LOGAG	LOGAZ	LOOAT	
LSASL	register	02A4H	0	0	0	0	0	0	0	
	LCD sub-L		0	U			ress (A7-A1)		U	
	Start		LSSA15	LSSA14	LSSA13	LSSA12	LSSA11	LSSA10	LSSA9	LSSA8
	address		LOOKIO	L00/114	LOOKIO		/W	LOOKIU	LOOMS	LOOMO
LSASM	register	02A5H	0	0	0	0	0	0	0	0
	LCD sub -M		0		_	_	t address (A	_		
	Start		LSSA23	LSSA22	LSSA21	LSSA20	LSSA19	LSSA18	LSSA17	LSSA16
	address		LOUNZO	LOUNZZ	LOOME		/W	LOOKIO	LOOKII	LOOKIO
LSASH	register	02A6H	0	1	0	0	0	0	0	0
	LCD sub -H			'			address (A2	_	, ,	ı
			SAHX7	SAHX6	SAHX5	SAHX4	SAHX3	SAHX2	SAHX1	SAHX0
	Hot point		0/11/7	0/11/70	0/11/10		/W	ONTINE	0/11///	0/11/10
LSAHX	register	02A8H	0	0	0	0	0	0	0	0
	LCD sub -X						HOT point (7		<u> </u>	
								37	SAHX9	SAHX8
	Hot point		//							W
LSAHX	register	02A9H	//						0	0
	LCD sub -X									area HOT
										(9-8)
	Hot point		SAHY7	SAHY6	SAHY5	SAHY4	SAHY3	SAHY2	SAHY1	SAHY0
LSAHY	register	02AAH	0	_	_		/W			
	LCD sub -Y		0	0	0	0	0	0	0	0
					LC.	D sub area	HOT point (7	(-0)		
										SAHY8
	Hot point									R/W
LSAHY	register	02ABH								0 LCD sub
	LCD sub -Y									area HOT
										point (9-8)
	Segment		SAS7	SAS6	SAS5	SAS4	SAS3	SAS2	SAS1	SAS0
LSASS	size	02ACH		ı	T		/W	ı	T	1
	register		0	0	0	0	0	0	0	0
	LCD sub				LCD	sub area se	egment size	(7-0)		
	Segment								SAS9	SAS8
LSASS	size	02ADH								/W
LOAGO	register	VERDIT							0	0 ub area
	LCD sub									ub area size (9-8)
	Common		SAC7	SAC6	SAC5	SAC4	SAC3	SAC2	SAC1	SAC0
1000	size	004511					/W			
LSACS	register	02AEH	0	0	0	0	0	0	0	0
	LCD sub				LCD		ommon size	(7-0)		
	İ									SAC8
	Common									R/W
10400	size	004511								0
LSACS	register	02AFH								LCD sub
	LCD sub									area common
					<u> </u>	<u></u>	<u></u>	<u></u>		size (8)

(7) PMC

Symbol	Name	Address	7	6	5	4	3	2	1	0
		02A0H	PCM_ON					-	WUTM1	WUTM0
		UZAUII	R/W					W	R/W	R/W
		After system reset	0					0	0	0
PMCCTL	PMC	After Hot reset	Data retained					-	Data retained	Data retained
PIVICUIL	Control Register		Power Cut Mode					Always write "0"	Warm-up ti 00: 29 (15.00) 01: 210 (310)	625 ms)
			0: Disable 1: Enable					Always read as "0"	10: 211 (62 11: 212 (12	

## (8) USB controller (1/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Descriptor		D7	D6	D5	D4	D3	D2	D1	D0
Descriptor RAM0	RAM 0	0500H				R	/W			
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Descriptor		D7	D6	D5	D4	D3	D2	D1	D0
Descriptor RAM1	RAM 1	0501H				R	W			
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Descriptor		D7	D6	D5	D4	D3	D2	D1	D0
Descriptor RAM2	RAM 2	0502H				R.	/W			_
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Descriptor		D7	D6	D5	D4	D3	D2	D1	D0
Descriptor RAM3	RAM 3	0503H		<b>.</b>		R	/W	<b>.</b>	•	
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
:		:					:			
	Descriptor		D7	D6	D5	D4	D3	D2	D1	D0
Descriptor RAM381	RAM 381	067DH				R	W			
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Descriptor		D7	D6	D5	D4	D3	D2	D1	D0
Descriptor RAM382	RAM 382	067EH				R	W			
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Descriptor		D7	D6	D5	D4	D3	D2	D1	D0
Descriptor RAM383	RAM 383	067FH				R	W			
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Endpoint 0		EP0_DATA7	EP0_DATA6	EP0_DATA5	_	EP0_DATA3	EP0_DATA2	EP0_DATA1	EP0_DATA0
Endpoint0	register	0780H					/W	1	1	
	ŭ		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
<b>-</b>	Endpoint 1	070411	EP1_DATA7	EP1_DATA6	EP1_DATA5	_	EP1_DATA3	EP1_DATA2	EP1_DATA1	EP1_DATA0
Endpoint1	register	0781H	l la dafia a d	l la datia a d	l la da Carad	·	/W		l la dafia a d	l la dafia a d
			Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Endpoint2	Endpoint 2	0782H	EPZ_DATA/	EPZ_DATA6	EPZ_DATA5	_	EP2_DATA3 /W	EPZ_DATAZ	EP2_DATA1	EP2_DATA0
Enapoint	register	070211	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
							EP3_DATA3			EP3_DATA0
Endpoint3	Endpoint 3	0783H	2. 0_2//		2. 0_27	_	/W			2. 0_2
· '	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Endpoint 1				Payload[2]	Payload[1]	Payload[0]	Mode[1]	Mode[0]	Direction
EP1_MODE	mode	0789H					R/			
	register				0	0	0	0	0	0
	Endpoint 2				Payload[2]	Payload[1]	Payload[0]	Mode[1]	Mode[0]	Direction
EP2_MODE	mode	078AH					R/	W		
	register				0	0	0	0	0	0
	Endpoint 3				Payload[2]	Payload[1]	Payload[0]	Mode[1]	Mode[0]	Direction
EP3_MODE	mode	078BH					R/	W		
	register				0	0	0	0	0	0

### (8) USB controller (2/6)

	Name			6	5	4	3	2	1	0
Symbol	Name	Address	7							
EDO STATUS	Endpoint 0	070011		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
EP0_STATUS	status register	0790H		-			R			
	register			0	0	1	1	1		0
	Endpoint 1			TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
EP1_STATUS	status	0791H			1	1	R	-	0	
	register			0	0	1	1	1	0	0
	Endpoint 2			TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
EP2_STATUS	status	0792H					R			_
	register			0	0	1	1	1	0	0
	Endpoint 3			TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
EP3_STATUS	status	0793H					R		•	•
	register			0	0	1	1	1	0	0
	Endpoint 0		PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
EP0_SIZE_L_A	size	0798H				R				I.
LI O_OIZL_L_/\	register	073011	1	0	0	0	1	0	0	0
	Low A									
	Endpoint 0 size		PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
EP1_SIZE_L_A	register	0799H	1	0	0	0	1	0	0	0
	Low A		'	O	O	O	'	0	U	O
	Endpoint 2		PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
EP2_SIZE_L_A	size	079AH				R			1	
	register Low A		1	0	0	0	1	0	0	0
	Endpoint 3		PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
EP3_SIZE_L_A	size	079BH				R				I.
EF3_SIZE_L_A	register	079011	1	0	0	0	1	0	0	0
	Low A									
	Endpoint 1		PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
EP1_SIZE_L_B	size register	07A1H				R		1	1	
	Low B		0	0	0	0	1	0	0	0
	Endpoint 2		PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
EP2_SIZE_L_B	size	07A2H				R				
	register Low B		0	0	0	0	1	0	0	0
	Endpoint 3		PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
EP3_SIZE_L_B	size	07A3H				R				
LF3_SIZE_L_B	register	UIASII	0	0	0	0	1	0	0	0
	Low B									
	Endpoint 1 size							DATASIZE9		DATASIZE7
EP1_SIZE_H_A	register	07A9H							ı	
	High A							0	0	0
	Endpoint 2							DATASIZE9		DATASIZE7
EP2_SIZE_H_A	size	07AAH								
	register High A							0	0	0
	Endpoint 3							DATASIZE9	DATASIZES	DATASIZE7
ED2 017E 11 A	size	074011						DATAGIZES		DATAGIZET
EP3_SIZE_H_A	register	07ABH						0	0	0
	HighA									

### (8) USB controller (3/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
27231	Endpoint 1	. 1001000		,	<u> </u>		,	DATASIZE9	DATASIZE8	DATASIZE7
EP1_SIZE_H_B	size	07B1H							R	
	register High B							0	0	0
	Endpoint 2							DATASIZE9	DATASIZE8	DATASIZE7
EP2_SIZE_H_B	size	07B2H							R	
	register High B							0	0	0
	Endpoint 0							DATASIZE9	DATASIZE8	DATASIZE7
EP3_SIZE_H_B	size	07B3H							R	
	register High B							0	0	0
	bmRequest-		DIRECTION	REQ_TYPE1	REQ_TYPE0	RECIPIENT4	RECIPIENT3	RECIPIENT2	RECIPIENT1	RECIPIENT0
bmRequestType	Туре	07C0H			_	F	}	_		
	register		0	0	0	0	0	0	0	0
	h D = =================================		REQUEST7	REQUEST6	REQUEST5	REQUEST4	REQUEST3	REQUEST2	REQUEST1	REQUEST0
bRequest	bRequest register	1 (1/(11			T	R	}	T		
	register		0	0	0	0	0	0	0	0
	wValue		VALUE_L7	VALUE_L6	VALUE_L5	VALUE_L4	VALUE_L3	VALUE_L2	VALUE_L1	VALUE_L0
wValue_L	register	07C2H			T	F	1	T	1	1
	Low		0	0	0	0	0	0	0	0
	wValue		VALUE_H7	VALUE_H6	VALUE_H5	VALUE_H4	VALUE_H3	VALUE_H2	VALUE_H1	VALUE_H0
wValue_H	register	07C3H			1	R		1	1	1
	High		0	0	0	0	0	0	0	0
	wIndex		INDEX_L7	INDEX_L6	INDEX_L5	INDEX_L4	INDEX_L3	INDEX_L2	INDEX_L1	INDEX_L0
wIndex_L	register	07C4H		•	T	F	}	T	T	T
	Low		0	0	0	0	0	0	0	0
	wIndex		INDEX_H7	INDEX_H6	INDEX_H5	INDEX_H4	INDEX_H3	INDEX_H2	INDEX_H1	INDEX_H0
wIndex_H	register	07C5H				R	}			
	High		0	0	0	0	0	0	0	0
	wLength		LENGTH_L7	LENGTH_L6	LENGTH_L5	LENGTH_L4	LENGTH_L3	LENGTH_L2	LENGTH_L1	LENGTH_L0
wLength_L regist	register	07C6H				R				
	Low		0	0	0	0	0	0	0	0
	wLength		LENGTH_H7	LENGTH_H6	LENGTH_H5	LENGTH_H4	LENGTH_H3	LENGTH_H2	LENGTH_H1	LENGTH_H0
wLength_H	register	07C7H				F	₹			
	High		0	0	0	0	0	0	0	0

### (8) USB controller (4/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			D7	D6	D5	D4	D3	D2	D1	D0
SetupReceived	SetupRecei- ved register	07C8H			•	W	•	•	•	
	ved register		0	0	0	0	0	0	0	0
	Current_		REMOTEWAKEUP		ALTERNATE[1]	ALTERNATE[0]	INTERFACE[1]	INTERFACE[0]	CONFIG[1]	CONFIG[0]
Current_Config	Config	07C9H	R				F	₹		
	register		0		0	0	0	0	0	0
	Standard-		S_INTERFACE	G_INTERFACE	S_CONFIG	G_CONFIG	G_DESCRIPT	S_FEATURE	C_FEATURE	G_STATUS
Standard Request	Request	07CAH				R				
	register		0	0	0	0	0	0	0	0
	Daminat			SOFT_RESET	G_PORT_STS	G_DEVICE_ID	VENDOR	CLASS	ExSTANDARD	STANDARD
Request	Request register	07CBH					R			
	. og.oto.			0	0	0	0	0	0	0
	DATACET 4		EP3_DSET_B	EP3_DSET_A	EP2_DSET_B	EP2_DSET_A	EP1_DSET_B	EP1_DSET_A		EP0_DSET_A
DATASET1	DATASET 1 register	07CCH			R					R
			0	0	0	0	0	0		0
	DATASET 2		EP7_DSET_B	EP7_DSET_A	EP6_DSET_B	EP6_DSET_A	EP5_DSET_B	EP5_DSET_A	EP4_DSET_B	EP4_DSET_A
DATASET2	register	07CDH			1	R	1	1	1	1
	Ü		0	0	0	0	0	0	0	0
	USB state							Configured	Addressed	Default
USB_STATE	TATE USB state register	07CEH						R/W	F	₹
	register							0	0	1
	EOP		EP7_EOPB	EP6_EOPB	EP5_EOPB	EP4_EOPB	EP3_EOPB	EP2_EOPB	EP1_EOPB	EP0_EOPB
EOP	register	07CFH			i	W	i	i	1	i
			1	1	1	1	1	1	1	1
	Command			EP[2]	EP[1]	EP[0]		Command[2]	Command[1]	Command[0]
COMMAND	register	07D0H			1	1	W	1		1
				0	0	0	0	0	0	0
55 ONIO! 54	Endpoint 1	070411	EP3_SELECT		EP1_SELECT		EP3_SINGLE		EP1_SINGLE	
EPx_SINGLE1	single register	07D1H		R/W				R/W		
			0	0	0		0	0	0	
ED: 0004	Endpoint 1 BCS	07D3H	EP3_SELECT	R/W	EP1_SELECT		EP3_BCS	EP2_BCS R/W	EP1_BCS	
EPx_BCS1	register	บ/บงก	0				0	İ		
			0	0	0		0	0	0	Status nok
INT_Control	Interrupt control	07D6H								R/W
INT_CONTO	register	070011								0
			S_Interface	G_Interface	S_Config	G_Config	G_Descript	S_Feature	C_Feature	G_Status
Standard Request	Standard Request	070011	O_IIIIGIIAGE	J_III.GIIACE	J_Connig	R/M		O_i eature	O_i eature	O_Glalus
Mode	mode	07D8H	0	0	0	0	0	0	0	0
	register		Š				, i	, i	, i	, i
	Request	_		Soft_Reset	G_Port_Sts	G_DeviceId				
Request Mode	mode	07D9H			R/W	1				
	register			0	0	0				

### (8) USB controller (5/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Port		Reserved7	Reserved6	PaperError	Select	NotError	Reserved2	Reserved1	Reserved0
Port Status	status	07E0H				V	I			
	register		0	0	0	1	1	0	0	0
	Frame		=	T[6]	T[5]	T[4]	T[3]	T[2]	T[1]	T[0]
FRAME_L	register	07E1H				R				
	Low		0	0	0	0	0	0	0	0
	F		T[10]	T[9]	T[8]	T[7]		CREATE	FRAME_STS1	FRAME_STS0
FRAME_H	Frame register H	07E2H		R					R	
			0	0	0	0		0	1	0
	۸ ططعمم			A6	A5	A4	A3	A2	A1	A0
ADDRESS	Address register	07E3H					R			
	· · · · · · ·			0	0	0	0	0	0	0
	USB									USBREADY
USBREADY	ready	07E6H								R/W
	register									0
Cat Danadatan	Set-				/					S_D_STALL
Set Descriptor STALL	Descriptor stall	07E8H								W
	register									0
			INT_URST_STR	INT_URST_END	INT_SUS	INT_RESUME	INT_CLKSTOP	INT_CLKON		
	USB interrupt	07F0H		T	R/	W	T			
USBINTFR1	flag	(Prohibit	0	0	0	0	0	0		
	register 1	RMW)	When read 0: Not generate interrupt When write 0: Clear flag							
				1: Genera	ate interrupt		1: –	ı		
	USB		EP1_FULL_A	EP1_Empty_A	EP1_FULL_B	EP1_Empty_B	EP2_FULL_A	EP2_Empty_A	EP2_FULL_B	EP2_Empty_B
	interrupt	07F1H				R/			1 -	
USBINTFR2	flag	(Prohibit RMW)	0	0	0	0	0	0	0	0
	register 2	TXIVIVV)			u: Not generate		When write	_	1	
			EDO ELILLA					1: -		
			EP3_FULL_A	EP3_Empty_A	EP3_FULL_B	EP3_Empty_B				
	USB	07F2H	0	0	0	0				
USBINTFR3	interrupt	(Prohibit	When rea		generate interr	_				
002	flag	RMW)	WHIGHTICO		erate interrupt	ирг				
	register 3		When wri							
				1: -	· ·					
			INT_SETUP	INT_EP0	INT_STAS	INT_STASN	INT_EP1N	INT_EP2N	INT_EP3N	
	USB	07F3H				R/W				
USBINTFR4	interrupt flag	(Prohibit	0	0	0	0	0	0	0	
	register 4	RMW)		When read	0: Not gene	rate interrupt	When write	e 0: Clear fl	ag	
	Ü				1: Generate	interrupt		1: -		

### (8) USB controller (6/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	USB		MSK_URST_STR	MSK_URST_END	MSK_SUS	MSK_RESUME	MSK_CLKSTOP	MSK_CLKON		
USBINTMR1	interrupt	07F4H			R/\	W				
OSBINTIVIKT	mask	0717411	1	1	1	1	1	1		
	register 1			0: 1	Be not maske	d 1: Be maske	ed			
	USB		EP1_MSK_FA	EP1_MSK_EA	EP1_MSK_FB	EP1_MSK_EB	EP2_MSK_FA	EP2_MSK_EA	EP2_MSK_FB	EP2_MSK_EB
USBINTMR2	interrupt	07F5H				R/V	٧			
OSBINTIVINZ	mask	071 311	1	1	1	1	1	1	1	1
	register 2				0: E	Be not masked	d 1: Be maske	d		
			EP3_MSK_FA	EP3_MSK_EA						
	USB		R/	W						
	interrupt	0/F6H	1	1						
USBINTMR3	mask		0: Be not mas	0: Be not masked						
	register 3		1: Be masked	t						
-										
	USB		MSK_SETUP	MSK_EP0	MSK_STAS	MSK_STASN	MSK_EP1N	MSK_EP2N	MSK_EP3N	
USBINTMR4	interrupt	07F7H				R/W	<del>i</del>		i	
	mask register 4		1	1	1	1	1	1	1	
	register 4				0: B	e not masked	1: Be masked			
			TRNS_USE	WAKEUP					SPEED	USBCLKE
	USB		R	W					R/	W
USBCR1	control	07F8H	0	0					1	0
	register 1		Transceiver	Wake up						
		JISICI I	0:disable	0: -						
			1:enble	1:Start						

(9) SPIC (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Cymbol	Hamo	71001000	SWRST	XEN				CLKSEL2	CLKSEL1	CLKSEL0
			W	R/W				OLITOLLE	R/W	OLITOLLO
		0820H	0	0				1	0	0
		(Prohibit	Software	SYSCK				Select Baud		Ŭ
		RMW)	reset	0: disable				000:Reserve		
			0: don't care	1: enable				001: f <sub>SYS</sub> /2	101: f <sub>SYS</sub> /1	
	SPI Mode		1: Reset					010: f <sub>SYS</sub> /3 011: f <sub>SYS</sub> /4	110: f <sub>SYS</sub> /6 111: f <sub>SYS</sub> /2	
SPIMD	Setting		LOOPBACK	MSB1ST	DOSTAT		TCPOL	RCPOL	TDINV	RDINV
	register		EGG! B/tort	R/W	2001711		10.02	R/		N.D.IIV
			0	1	1		0	0	0	0
		0821H	LOOPBACK		SPDO pin		Synchronous	Synchronou	Invert data	Invert data
		(Prohibit	Test mode	Transmit /	state		clock edge	s clock edge		During
		RMW)	0:disbale	Receive	(no transmit)		during	during	transmitting	receiving
			1:enable	0:LSB 1:MSB	0:fixed to "0" 1:fixed to "1"		transmitting 0: fall	receiving 0: fall	0: disable 1: enable	0: disable 1: enable
				T.IVIOD	1.lixed to 1		1: rise	1: rise	1. Chable	1. enable
			CEN	SPCS_B	UNIT16	TXMOD	TXE	FDPXE	RXMOD	RXE
					1	R	/W	1	1	1
			0	1	0	0	0	0	0	0
		0822H	communica	SPCS pin	Data length	Transmit	Transmit	Alignment	Receive	Receive
		002211	tion control	0: output	0: 8bit	mode	control	in Full duplex	Mode	control
	SPI SPICT Control		0: disable	"0"	1: 16bit	0: UNIT 1:	0: disable 1: enable	0: disable	0: UNIT 1:	0: disable 1: enable
			1: enable	1: output		Sequential	1. Chabic	1: enable	Sequential	1. Chabic
SPICT				"1"		·			·	
01101	register		CRC16_7_B	CRCRX_TX_B	CRCRESET_B					
	Ü	giotoi		R/W						
			0	0	0					
		0823H	CRC select	CRC data	CRC					
		002311	0: CRC7 1: CRC16	0: Transmit 1: receive	calculate register					
			1. 01.010	1.1000100	0:Reset					
					1:Release					
					Reset					
							TEMP		TEND	REND
							R			₹
							1		1	0
		0824H					Transmit FIFO		Transmit Status	Receive Status
	SPI						Status		0: during transmission	0: during receiving
SPIST	Status						0: no space		or having	or not having
	register						1: having space		transmission data	receiving data 1: finish or not
									1: finish	having space
		0825H								
<u> </u>										
							TEMPIE	RFULIE	TENDIE	RENDIE
							<u> </u>		/W	<u> </u>
		082CH					0	0	0	0
	SPI						TEMP interrupt	RFUL interrupt	TEND interrupt	REND interrupt
SPIIE	Interrupt						0:enable	0:enable	0:enable	0:enable
	enable register						1:disable	1:disable	1:disable	1:disable
	register									
		082DH								
		UUZDII								
			1	l .	1	l	I	i	ı	

(9) SPIC (2/2)

Symbol SPICR			0000							0
SPICR			CRCD7	CRCD6	CRCD5	CRCD4	CRCD3	CRCD2	CRCD1	CRCD0
SPICR		000611			•	F	₹			
SPICR		0826H	0	0	0	0	0	0	0	0
OI IOI	SPI CRC					CRC result	register [7:0]			
	register		CRCD15	CRCD14	CRCD13	CRCD12	CRCD11	CRCD10	CRCD9	CRCD8
	J	0827H				F	₹			
		002711	0	0	0	0	0	0	0	0
					(	CRC result re	egister [15:8	]		
			TXD7	TXD6	TXD5	TXD4	TXD3	TXD2	TXD1	TXD0
		0830H					W			
	SPI		0	0	0	0	0	0	0	0
SPITD0 tra	ransmission						register [7:0			l
	data0 register		TXD15	TXD14	TXD13	TXD12	TXD11	TXD10	TXD9	TXD8
		0831H	0	-			W		-	
			0	0	0 T-	0	0	0	0	0
<del></del>			TVD7	TVDC			register [15:		TVD4	TVD0
			TXD7	TXD6	TXD5	TXD4	TXD3 W	TXD2	TXD1	TXD0
		0832H	0	0	0	0	0	0	0	0
4-	SPI		0	U			register [7:0	0	0	0
SPITD1	ransmission data1		TXD15	TXD14	TXD13	TXD12	TXD11	TXD10	TXD9	TXD8
	register	0833H	TADIS	TADI4	IADIS		W	TADTO	TADS	TADO
			0	0	0	0	0	0	0	0
			Ü	· ·			register [15:		· ·	Ŭ
			RXD7	RXD6	RXD5	RXD4	RXD3	RXD2	RXD1	RXD0
					1		₹			1 1 1 1 2
	SPI	0834H	0	0	0	0	0	0	0	0
ODIDDO	receive				R	eceive data	register [7:0	1		l .
SPIRD0	data0		RXD15	RXD14	RXD13	RXD12	RXD11	RXD10	RXD9	RXD8
	register	000511			•	F	₹			•
		0835H	0	0	0	0	0	0	0	0
					R	eceive data	register [15:	8]		
			RXD7	RXD6	RXD5	RXD4	RXD3	RXD2	RXD1	RXD0
		000611				F	₹			
	SPI	0836H	0	0	0	0	0	0	0	0
CDIDD4	receive				F	Receive data	register [7:0	<u> </u>		
SPIRD1	data1		RXD15	RXD14	RXD13	RXD12	RXD11	RXD10	RXD9	RXD8
	register	000711				F	₹			
		0837H	0	0	0	0	0	0	0	0
					R	eceive data	register [15:	8]		•

### (10) MMU (1/8)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
	LOCALX		X7	X6	X5	X4	Х3	X2	X1	X0	
	register					R	/W				
LOCALPX	for	0880H	0	0	0	0	0	0	0	0	
	program						per for LOCA				
				("0" is	s disabled be	ecause of ov	erlapped wit	h Common-	area.)		
			LXE							X8	
	1.0041.7/		R/W							R/W	
	LOCALX register		0							0	
LOCALPX	for program  LOCALY	LOCALX BANK 0:disable 1:enable	Set BANK number for LOCAL-X  X8-X0 setting and CS  000000000~011111111 CSXA  100000000~111111111 CSXB								
					Y5	Y4	Y3	Y2	Y1	Y0	
						I	R/	W	I	_	
LOCALPY	register for	0882H			0	0	0	0	0	0	
	program					Set	BANK numb	per for LOCA	L-Y	l.	
	program		("3" is disabled because of overlapped with Com								
			LYE								
	100411		R/W								
	LOCALY register	-	0								
LOCALPY	for program	0883H	LOCALY BANK 0:disable 1:enable								
	LOCALZ		Z7	Z6	Z5	Z4	Z3	Z2	Z1	Z0	
	register		_	_	_		/W	_	_	_	
LOCALPZ	for	0884H	0	0	0	0	0	0	0	0	
	program			("3" is			per for LOCA erlapped wit		area.)		
			LZE							Z8	
		-	-	R/W							R/W
	LOCALZ			<u>-</u>	0						
LOCALPZ	ALPZ register for program		LOCALZ BANK 0:disable 1:enable 000000000~011111111 CSZB 110000000~111111111 CSZB						_		

### (10) MMU (2/8)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
	LOCALX		X7	X6	X5	X4	X3	X2	X1	X0	
LOCALLX	register	0888H				R.	/W				
LOOMELA	for	000011	0	0	0	0	0	0	0	0	
	LCD			C number for	LOCAL-X (	"0" is disable	ed because o	of overlappe	d with Comn		
			LXE							X8	
	LOCALY		R/W							R/W	
	LOCALX register		0							0	
LOCALLX	for LCD	0889H	LOCALX BANK 0:disable 1:enable			X8-X	C number for 0 setting and 00~0111111 00~1111111	d CS 11 CSXA			
					Y5	Y4	Y3	Y2	Y1	Y0	
	LOCALY						R/	W			
LOCALLY	register for	088AH			0	0	0	0	0	0	
	LCD					Set	BANK numb	er for LOCA	AL-Y		
				("3" is disabled because of overlapped with Common-area.)							
	LOCALY		LYE								
			R/W								
	register		0								
LOCALLY	for	088BH	LOCALY								
	LCD		BANK								
			0:disable								
			1:enable	70	7.5	7.4	70	70	74	70	
	LOCALZ		Z7	Z6	Z5	Z4	Z3	Z2	Z1	Z0	
LOCALLZ	register	088CH				R/					
	for LCD		0	0	0	0	0	0	0	0	
	200			number for	LOCAL-Z (	3" is disable	d because o	f overlapped	d with Comm		
			LZE							Z8	
	LOCALZ		R/W							R/W	
			0							0	
LOCALLZ register for LCD		LOCALZ BANK 0:disable 1:enable	NK Z8-Z0 setting and CS disable 000000000~0011111111 CSZA 100000000~101111111 CSZC				_				

### (10) MMU (3/8)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
	LOCALX		X7	X6	X5	X4	Х3	X2	X1	X0	
LOCALRX	register	0890H		ı	1		W		ı	I	
	for		0	0	0	0	0	0	0	0	
	read			number for	r LOCAL-X (	"0" is disable	ed because o	of overlappe	d with Comm		
			LXE							X8	
	LOCALY		R/W							R/W	
	LOCALX register		0							0	
LOCALRX	for	0891H	LOCALX			Set BANK	number for	LOCAL-X			
	read		BANK			X8-X	0 setting and	d CS			
			0:disable 1:enable			00000000	00~0111111	11 CSXA			
			1.enable			10000000	00~1111111	11 CSXB			
					Y5	Y4	Y3	Y2	Y1	Y0	
	LOCALY						R/	W	•	•	
LOCALRY	register for	0892H			0	0	0	0	0	0	
	read					Set	BANK numb	er for LOC	AL-Y		
				("3" is disabled because of overlapped with Commor							
			LYE								
	LOCALY		R/W								
	register		0								
LOCALRY	for	0893H	LOCALY					,			
	read		BANK								
			0:disable								
			1:enable								
	LOCALZ		Z7	Z6	Z5	Z4	Z3	Z2	Z1	Z0	
LOCALRZ	register	0894H		Π	1	R/			T		
	for		0	0	0	0	0	0	0	0	
	read		Set BANK	number for	LOCAL-Z (	'3" is disable	d because o	f overlapped	d with Comm	on-area.)	
			LZE							Z8	
			R/W							R/W	
	LOCALZ register for		0							0	
LOCALRZ		0895H	LOCALZ			Set BANK	number for	LOCAL-Z			
	read		BANK Z8-Z0 setting and CS								
			0:disable   000000000-001111111 CSZA 10000000-101111111 CSZC						c		
			1:enable	nable 010000000~011111111 CSZA 10000000~101111111 CSZD							
		010000000~011111111 CSZB 110000000~111111111 CSZD									

### (10) MMU (4/8)

X0
ΛU
0
non-area.)
X8
R/W
0
Y0
0
area.)
Z0
0
on-area.)
Z8
R/W
0
С
D
7

## (10) MMU (5/8)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
	LOCALX		X7	Х6	X5	X4	Х3	X2	X1	X0	
LOCALESX	register	08A0H			ı		/W	ı		,	
	for DMA source		0	0	0	0	0	0	0	0	
	Source			number for	LOCAL-X (	"0" is disable	ed because o	of overlappe	d with Comr		
			LXE							X8	
	LOCALX		R/W							R/W	
	register		0							0	
LOCALESX	for DMA	08A1H	LOCALX BANK				number for				
	source		0:disable				(0 setting an				
			1:enable				00~0111111				
			100000000~111111111 CSXB								
	100411				Y5	Y4	Y3	Y2	Y1	Y0	
	LOCALY register					T	R/	W		,	
LOCALESY	for DMA	08A2H			0	0	0	0	0	0	
	source				Set BANK number for LOCAL-Y						
					("3" is	disabled be	ecause of ove	erlapped wit	h Common-	area.)	
	LOCALY		LYE								
			R/W								
	register		0								
LOCALESY	for DMA	08A3H	LOCALY								
	source		BANK								
			0:disable								
			1:enable	70	7-	7.	70	70	7.	70	
	LOCALZ		Z7	Z6	Z5	Z4	Z3	Z2	Z1	Z0	
LOCALESZ	register for DMA	08A4H		_	_	R/		_	_	_	
	Source		0	0	0	0	0	0	0	0	
	300100			number for	LOCAL-Z ("	3" is disable	d because o	f overlapped	d with Comm		
			LZE							Z8	
	100417		R/W							R/W	
	LOCALZ register for DMA		0							0	
LOCALESZ		08A5H	LOCALZ			Set BANK	C number for	LOCAL-Z			
	source		BANK Z8-Z0 setting and CS								
			0:disable						:C		
			1:enable	01	0000000~0	11111111 C	SZB 1100	00000~111	111111 CSZ	.D	
		010000000~0111111111 CSZB 110000000~111111111 CSZD									

## (10) MMU (6/8)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
	LOCALX		X7	X6	X5	X4	Х3	X2	X1	X0	
LOCALEDX	register	08A8H		T			/W	1			
200/1222/	for DMA	00/10/1	0	0	0	0	0	0	0	0	
	destination			C number for	LOCAL-X (	"0" is disable	ed because o	of overlappe	d with Comn		
			LXE							X8	
	LOCALX		R/W							R/W	
	register		0							0	
LOCALEDX	for DMA	08A9H	LOCALX			Set BANK	number for	LOCAL-X			
	destination		BANK 0:disable			X8->	(0 setting an	d CS			
			1:enable			00000000	00~0111111	11 CSXA			
			1.CHable			10000000	00~1111111	11 CSXB			
					Y5	Y4	Y3	Y2	Y1	Y0	
	LOCALY						R/	W			
LOCALEDY	register for DMA	08AAH			0	0	0	0	0	0	
	destination				er for LOCA	AL-Y					
	400111411011			("3" is disabled because of overlapped with Common-area.)							
			LYE								
			R/W								
	LOCALY register		0								
LOCALEDY	for DMA	08ABH	LOCALY								
	destination		BANK								
			0:disable								
			1:enable								
	LOCALZ		<b>Z</b> 7	Z6	Z5	Z4	Z3	Z2	Z1	Z0	
LOCALEDZ	register	08ACH		T	T	R/	W		1	,	
LOOKELDZ	for DMA	00/1011	0	0	0	0	0	0	0	0	
	destination		Set BANK	number for	LOCAL-Z ("	3" is disable	d because o	f overlapped	d with Comm	non-area.)	
			LZE							Z8	
			R/W							R/W	
	LOCALZ register of for DMA		0							0	
LOCALEDZ		08ADH	LOCALZ			Set BANK	number for	I OCAL-7		_	
	for DMA destination		H LOCALZ Set BANK number for LOCAL-Z BANK Z8-Z0 setting and CS								
	acsimation	1	0:disable 000000000~001111111 CSZA 100000000~101111111 CSZC						'C		
			I 1:enable					_			
		010000000~011111111 CSZB 110000000~111111111 CSZD							.U		

### (10) MMU (7/8)

Name	Address	7	6	5	4	3	2	1	0							
LOCALX		X7	Х6	X5	X4	Х3	X2	X1	X0							
register	08B0H			ı			ı	ı	ı							
						-	_		0							
Source			number for	· LOCAL-X (	"0" is disable	ed because o	of overlappe	d with Comn								
									X8							
LOCALY									R/W							
									0							
for DMA	08B1H				Set BANK	number for	LOCAL-X									
source					X8-X	0 setting and	d CS									
					00000000	00~0111111	11 CSXA									
		1.CHabic			10000000	00~1111111	11 CSXB									
				Y5	Y4	Y3	Y2	Y1	Y0							
						R/	W									
	08B2H								0							
source		Set BANK number for LOCAL-Y														
				("3" is	disabled be	cause of ove	erlapped wit	h Common-a	area.)							
		LYE														
LOCALY	08B3H	R/W														
		08B3H	08B3H	08B3H	08B3H	08B3H	08B3H	08B3H	0							
for DMA								LOCALY								
source		BANK														
		0:disable														
LOCALZ		27	Z6	Z5		_	Z2	<u>Z1</u>	Z0							
	08B4H	_		1				1	1							
								-	0							
Source		Set BANK number for LOCAL-Z ("3" is disabled because of overlapped with Common-area.)														
		LZE							Z8							
		R/W							R/W							
		0							0							
•	08B5H	LOCALZ			Set BANK	C number for	LOCAL-Z									
source		BANK	20-20 Setting and CS													
			00	00000000~0	01111111 C	SZA 1000	00000~101	111111 CSZ	C.C							
		1:enable 010000000~0111111111 CSZB 110000000~111111111 CSZD														
	LOCALX register for DMA source  LOCALX register for DMA source  LOCALY register for DMA source  LOCALY register for DMA source  LOCALZ register for DMA source	LOCALX register for DMA source  LOCALY register for DMA source  LOCALY register for DMA source  LOCALY register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source	LOCALX register for DMA source  LOCALX register for DMA source  LOCALY register for DMA source  LOCALY register for DMA source  LOCALY register for DMA source  LOCALY register for DMA source  LOCALY register for DMA source  LOCALY register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ register for DMA source  LOCALZ REGISTER SANIK	LOCALX register for DMA source  LOCALX register for DMA source  LOCALY register for DMA source  LOCALY register for DMA source  LOCALY register for DMA source  LOCALY register for DMA source  LOCALY register for DMA source  LOCALZ register for DMA source	Name	Name	Name	Name	Name							

### (10) MMU (8/8)

Name	Address	7	6	5	4	3	2	1	0				
LOCALX		X7	X6	X5	X4	Х3	X2	X1	X0				
register	08B8H		-	<del>.</del>	·		<del></del>	<del>.</del>					
	0020	_			_			_	0				
destination			number for	· LOCAL-X (	"0" is disable	ed because o	of overlappe	d with Comn					
									X8				
100417		R/W							R/W				
		0							0				
	08B9H				Set BANK	number for	LOCAL-X						
destination					X8-X	0 setting an	d CS						
			000000000~011111111 CSXA										
		1.CHabic			10000000	00~1111111	11 CSXB						
				Y5	Y4	Y3	Y2	Y1	Y0				
						R/	W						
	08BAH			0	0	0	0	0	0				
		Set BANK number for LOCAL-Y							•				
			("3" is disabled because of overlapped with Common-area.)										
		LYE											
100417		R/W											
	08BBH	08BBH	08BBH	08BBH	08BBH	0							
for DMA						08BBH	LOCALY						
destination		BANK											
			_		_	_	_		_				
LOCALZ		Z7	Z6	Z5			Z2	Z1	Z0				
•	08BCH			I			I	I	1				
		-			· ·	, and the second	3	·	0				
uesimation		Set BANK number for LOCAL-Z ("3" is disabled because of overlapped with Common-area.											
		LZE							Z8				
		R/W							R/W				
		0							0				
	08BDH	LOCALZ			Set BANK	number for	LOCAL-Z						
destination		BANK Z8-Z0 setting and CS											
		1000000000000000000000000000000000000						C					
		1:enable 010000000~0111111111 CSZB 110000000~111111111 CSZD						D					
	LOCALX register for DMA destination  LOCALX register for DMA destination  LOCALY register for DMA destination  LOCALY register for DMA destination  LOCALY register for DMA destination  LOCALZ register for DMA destination	LOCALY register for DMA destination  LOCALY register for DMA destination  LOCALY register for DMA destination  LOCALY register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination	LOCALX register for DMA destination	LOCALX register for DMA destination  LOCALY register for DMA destination  LOCALY register for DMA destination  LOCALY register for DMA destination  LOCALY register for DMA destination  LOCALY register for DMA destination  LOCALY register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination  LOCALZ register for DMA destination	LOCALX register for DMA destination	LOCALX register for DMA destination	LOCALX register for DMA destination	LOCALX register for DMA destination	LOCALX register for DMA destination				

### (11) NAND-Flash controller (1/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0														
	-		WE	ALE	CLE	CE0	CE1	ECCE	BUSY	ECCRST														
				,	<u> </u>		W		200.															
			0	0	0	0	0	0	0	0														
			WE	ALE	CLE	CE0	CE1	ECC	NAND	ECC														
		08C0H	enable	control	control	control	control	circuit	Flash	reset														
		(Prohibit	0: Disable	0: "L" out	0: "L" out	0: "H" out	0: "H" out	control	state	control														
		RMW)	1: Enable	1: "H" out	1: "H" out	1: "L" out	1: "L" out	0: Disable	1: Busy	0: –														
			1. LITABIC	1. II out	1. 11 out	i. L out	1. L Out	1: Enable	0: Ready	1: Reset														
										*Always														
										read as														
	NANDF									"0".														
NDFMCR0	Control0		SPLW1	SPLW0	SPHW1	SPHW0	RSECCL	RSEDN	RSESTA	RSECGW														
	Register				R/	W	I		W	R/W														
			0	0	0	0	0	0	0	0														
			Strobe pulse		Strobe pulse		Reed-	Reed-	Reed-	Reed-														
		000411	(Low width o		(High width		Solomon	Solomon	Solomon	Solomon														
		08C1H (Prohibit	NDWE)	, <b>_</b> ,	NDWE)	<u> ,</u>	ECC	operation	error	ECC														
		RMW)	,		<b>'</b>		latch	0: Encode	calculation	generator														
		,	Inserted wid	:h	Inserted wid	th	latori	(Write)	start	write														
			$= (f_{SYS}) \times (set)$		$= (f_{SYS}) \times (set)$		0: Disable	1: Decode	0: -	control														
			(-313) - (	,	(1313) 11 (21		1: Enable	(Read)	1: Start	0: Disable														
							1: Enable	(rtodd)	*Always	1: Enable														
									read as "0".															
			INTERDY	INTRSC				BUSW	ECCS	SYSCKE														
		08C2H	R/W	R/W				R/W	R/W	R/W														
			0	0				0	0	0														
			Ready	Reed-				Data bus	ECC	Clock														
			interrupt	Solomon				width	calculation	control														
				calculation																				
NEEMORA	NANDF		0: Disable	end				0: 8-bit	0:Hamming	0: Disable														
NDFMCR1	Control1																1: Enable	interrupt				1: 16-bit	1: Reed-	1: Enable
	Register					0: Disable					Solomon	11 2110010												
				1: Enable																				
			STATE3	STATE2	STATE1	STATE0	SEER1	SEER0																
		00000				₹		•																
		08C3H	0	0	0	0	Undefined	Undefined																
			-			the table be																		
			ECCD7	ECCD6	ECCD5	ECCD4	ECCD3	ECCD2	ECCD1	ECCD0														
			LOODI	LCCDO	LOODS	l .	?	LUUDZ	LOODI	LCCDU														
		08C4H	0	0	0	0	0	0	0	0														
	NANDF		-	<u> </u>	_	Flash ECC		_	l o	J														
NDECCRD0	Code ECC		ECCD15	ECCD14	ECCD13	ECCD12	ECCD11	ECCD10	ECCD9	ECCD8														
	Register0		LOODIS	LOOD 14	LOODIS		?	LCCDIO	LOODS	LOODO														
		08C5H	0	0	0	0	0	0	0	0														
					_	Flash ECC F	_	-		J														
			ECCD7	ECCD6	ECCD5	ECCD4	ECCD3	ECCD2	ECCD1	ECCD0														
			23001				? ?	1 20002																
		08C6H	0	0	0	0	0	0	0	0														
	NANDF			<u> </u>		Flash ECC	_		<u> </u>	J J														
NDECCRD1	Code ECC		ECCD15	ECCD14	ECCD13	ECCD12	ECCD11	ECCD10	ECCD9	ECCD8														
	Register1		200010	200014	1 200010	l .	?	1 200010	20009	20000														
		08C7H	0	0	0	0	0	0	0	0														
			U	U	_	Flash ECC F	ŭ	_	U	U														
		<u> </u>	<u> </u>		ואראואט	i iasii LUU l	togister (1-C	, (10 <sup>-0</sup> )																

### (11) NAND-Flash controller (2/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			ECCD7	ECCD6	ECCD5	ECCD4	ECCD3	ECCD2	ECCD1	ECCD0
		08C8H					₹	_		
		000011	0	0	0	0	0	0	0	0
NDECCRD2	NANDF Code ECC				NAN	ND Flash EC	C Register	(7-0)		
NDLOONBL	Register2		ECCD15	ECCD14	ECCD13	ECCD12	ECCD11	ECCD10	ECCD9	ECCD8
		08C9H					₹			
		000011	0	0	0	0	0	0	0	0
					NAN	D Flash EC	C Register (	15-8)		
			ECCD7	ECCD6	ECCD5	ECCD4	ECCD3	ECCD2	ECCD1	ECCD0
		08CAH				ı	₹			
	NANDF	000/111	0	0	0	0	0	0	0	0
NANDF NDECCRD3 Code ECC				NAN	ND Flash EC	C Register	(7-0)			
	Register3		ECCD15	ECCD14	ECCD13	ECCD12	ECCD11	ECCD10	ECCD9	ECCD8
		08CBH				F	₹		T	
			0	0	0	0	0	0	0	0
					NAN	D Flash EC	C Register (	15-8)		
			ECCD7	ECCD6	ECCD5	ECCD4	ECCD3	ECCD2	ECCD1	ECCD0
		08CCH				F	₹			
	NANDF		0	0	0	0	0	0	0	0
NDECCRD4	Code ECC				NAN	ND Flash EC	C Register	(7-0)		
	Register4		ECCD15	ECCD14	ECCD13	ECCD12	ECCD11	ECCD10	ECCD9	ECCD8
	Trogiotor i					ı	₹			
		08CDH	0	0	0	0	0	0	0	0
			NAND Flash ECC Register (15-8)							

# (11) NAND-Flash controller (3/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			RS0A7	RS0A6	RS0A5	RS0A4	RS0A3	RS0A2	RS0A1	RS0A0
		08D0H				F	}			
		OODOIT	0	0	0	0	0	0	0	0
	NANDF			NAND Flas	h Reed-Sol	omon Calcul	ation Result	Address Re	egister (7-0)	
NDRSCA0	read solomon Result								RS0A9	RS0A8
NDRSCAU	address								F	₹
	Register0	08D1H							0	0
		000111							Reed-S Calculati	Flash solomon on Result egister (9-8)
	NANDF		RS0D7	RS0D6	RS0D5	RS0D4	RS0D3	RS0D2	RS0D1	RS0D0
NDRSCD0	read solomon	08D2H		1		·	₹		1	1
	Result data Register0		0	0	0	0	0	0	0	0
	rtegistero						ulation Resu			1
			RS1A7	RS1A6	RS1A5	RS1A4	RS1A3	RS1A2	RS1A1	RS1A0
		08D4H				- F			1 -	
			0	0	0	0	0	0	0	0
	NANDF			NAND Flas	n Reed-Sol	omon Calcul	ation Result	Address Re	<u> </u>	D0440
NDRSCA1	read solomon CA1 Result		/						RS1A9	RS1A8
	address		/						0	0
	Register1	08D5H							NAND Fla Solomon ( Result /	ash Reed- Calculation Address er (9-8)
	NANDF		RS1D7	RS1D6	RS1D5	RS1D4	RS1D3	RS1D2	RS1D1	RS1D0
NDRSCD1	read solomon	08D6H				F	₹			
NDROOD	Result data	000011	0	0	0	0	0	0	0	0
	Register1			NAND FI	ash Reed-So	olomon Calc	ulation Resu	ılt Data Reg		
			RS2A7	RS2A6	RS2A5	RS2A4	RS2A3	RS2A2	RS2A1	RS2A0
		08D8H		T		F	₹		T	T
		002011	0	0	0	0	0	0	0	0
	NANDF			NAND Flas	h Reed-Sol	omon Calcul	ation Result	Address Re	egister (7-0)	
NDRSCA2	read solomon Result								RS2A9	RS2A8
NDROOAZ	address								F	₹
	Register2	08D9H							0	0
		оорыт							Solomon ( Result /	ash Reed- Calculation Address er (9-8)
	NANDF		RS2D7	RS2D6	RS2D5	RS2D4	RS2D3	RS2D2	RS2D1	RS2D0
NDRSCD2	read solomon	08DAH				·	₹		,	
.15.10052	Result data	3357111	0	0	0	0	0	0	0	0
	Register2			NAND FI	ash Reed-So	olomon Calc	ulation Resu	ılt Data Reg	ister (7-0)	

# (11) NAND-Flash controller (4/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			RS3A7	RS3A6	RS3A5	RS3A4	RS3A3	RS3A2	RS3A1	RS3A0
		08DCH				F	₹			
		OODCIT	0	0	0	0	0	0	0	0
	NANDF read			NAND Flas	sh Reed-Solo	omon Calcul	ation Result	Address Re	egister (7-0)	
NDRSCA3	solomon								RS3A9	RS3A8
NDROCAS	Result								F	₹
	address Register3	08DDH							0	0
		OODDIT							Solomon ( Result /	ash Reed- Calculation Address er (9-8)
	NANDF		RS2D7	RS2D6	RS2D5	RS2D4	RS2D3	RS2D2	RS2D1	RS2D0
NDRSCD3	read solomon	08DEH				F	₹			
NDROODS	Result data	OODLII	0	0	0	0	0	0	0	0
	Register3			NAND FI	ash Reed-So	olomon Calc	ulation Resu	ılt Data Reg	ister (7-0)	
			D7	D6	D5	D4	D3	D2	D1	D0
		1FF0H			1	R	W		1	
	NANDF		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
NDFDTR0	Data				NAN	ND-Flash Da	ta Register	(7-0)		
	Register0		D15	D14	D13	D12	D11	D10	D9	D8
		1FF1H			Т		W		Γ	
			Undefined	Undefined	l	Undefined			Undefined	Undefined
						D-Flash Dat	,			
			D7	D6	D5	D4	D3	D2	D1	D0
		1FF2H	Undefined	Undefined	Undefined	Undefined	W Lindofinad	Undefined	Undefined	Undefined
	NANDF		Undelined	Undelined		ND-Flash Da			Undelined	Undelined
NDFDTR1	Data		D15	D14	D13	D12	D11	D10	D9	D8
	Register1		D13	D14	D13		W	D10	Da	DO
		1FF3H	Undefined	Undefined	Undefined	Undefined	_	Undefined	Undefined	Undefined
						D-Flash Dat			1	1 , ,

### (12) DMAC (1/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0
<u> </u>		7144.000	D0SA7	D0SA6	D0SA5	D0SA4	D0SA3	D0SA2	D0SA1	D0SA0
		000011		I	I	R/	W	I		1
		0900H	0	0	0	0	0	0	0	0
				•	Soi	urce address	for DMA0 (	7:0)	•	•
	DMA		D0SA15	D0SA14	D0SA13	D0SA12	D0SA11	D0SA10	D0SA9	D0SA8
HDMAS0	source	0901H				R/	/W			
TIDIVIAGO	address	090111	0	0	0	0	0	0	0	0
	Register0				Sou	rce address	for DMA0 (	15:8)		
			D0SA23	D0SA22	D0SA21	D0SA20	D0SA19	D0SA18	D0SA17	D0SA16
		0902H				R/	W			
		0002	0	0	0	0	0	0	0	0
					Soul	rce address	for DMA0 (2	3:16)		
			D0DA7	D0DA6	D0DA5	D0DA4	D0DA3	D0DA2	D0DA1	D0DA0
		0904H		T	T		/W	T	1	
			0	0	0	0	0	0	0	0
						nation addre		·	1	
	DMA		D0DA15	D0DA14	D0DA13	D0DA12	D0DA11	D0DA10	D0DA9	D0DA8
HDMAD0	destination address	0905H					W			
	Register0		0	0	0	0	0	0 (45.0)	0	0
			DoD 400	DoD 400	1	nation addres	ī	, ,	D0D447	D0D440
			D0DA23	D0DA22	D0DA21	D0DA20	D0DA19	D0DA18	D0DA17	D0DA16
		0906H	0	0	0	0	/W 0	0	0	0
			0	U		ation addres			U	0
			D0CA7	D0CA6	D0CA5	D0CA4	D0CA3	D0CA2	D0CA1	D0CA0
		0908H	DUCAI	DUCAG	DUCAS	L	/W	DUCAZ	DUCAT	DUCAU
	DMA		0	0	0	0	0	0	0	0
	Transfer		•	· ·		nsfer count /				·
HDMACA0	count		D0CA15	D0CA14	D0CA13	D0CA12	D0CA11	D0CA10	D0CA9	D0CA8
	number A Register0		200/110	200/11/	200/110	L	W	2007110	2007.0	200/10
	Register0	0909H	0	0	0	0	0	0	0	0
					Trar	nsfer count A	(15:8] for D	MA0	ı	l
			D0CB7	D0CB6	D0CB5	D0CB4	D0CB3	D0CB2	D0CB1	D0CB0
		000411			l.	R/	W	l.		l .
	DMA	090AH	0	0	0	0	0	0	0	0
HDMACB0	Transfer count				Tra	nsfer count E	B [7:0] for DI	MA0		
TIDIVIAODO	number B		D0CB15	D0CB14	D0CB13	D0CB12	D0CB11	D0CB10	D0CB9	D0CB8
	Register0	090BH				R/	W			
		0002	0	0	0	0	0	0	0	0
					Trar	nsfer count B		ı	1	,
						D0M4	D0M3	D0M2	D0M1	D0M0
							1	R/W	1	
						0	0	0	0	0
НДМАМО	DMA transfer Mode Register0	090CH				001: Destina 010: Source 011: Source 100: Source/c (MEM - 101: Source/ (MEM -	ation INC (I/O ation DEC (I/O INC (MEM $\rightarrow$ DEC (MEM $-$ destination INC	→ MEM) I/O) → I/O) C EC	Transfer dat 00: 1 byte 01: 2 bytes 10: 4 bytes 11: Reserve	
						(I/O→ I 111: Reserve	I/O)			

### (12) DMAC (2/7)

Name	Address	7	6	5	4	3	2	1	0	
ramo	71001000								D1SA0	
					L		_			
	0910H	0	0	0	0	0	0	0	0	
			I .	Set s	ource addre	ss for DMA1	(7:0)	l		
DΜΔ		D1SA15	D1SA14	D1SA13	D1SA12	D1SA11	D1SA10	D1SA9	D1SA8	
source	004411		I .	I .	R	W	I .	l	l	
address	0911H	0	0	0	0	0	0	0	0	
Register1				Set so	ource addres	ss for DMA1	(15:8)			
		D1SA23	D1SA22	D1SA21	D1SA20	D1SA19	D1SA18	D1SA17	D1SA16	
	0012H				R	W				
	091211	0	0	0	0	0	0	0	0	
				Set so	urce addres	s for DMA1	(23:16)			
		D1DA7	D1DA6	D1DA5	D1DA4	D1DA3	D1DA2	D1DA1	D1DA0	
	0914H				R	W				
	001111	0	0	0	0	0	0	0	0	
				Set des	stination add	ress for DM	A1 (7:0)			
DMA		D1DA15	D1DA14	D1DA13	D1DA12	D1DA11	D1DA10	D1DA9	D1DA8	
destination	0915H			1		1	1	T	1	
		0	0	0	0	0	0	0	0	
rtogiotori				1	1		, ,	T	1	
		D1DA23	D1DA22	D1DA21	L		D1DA18	D1DA17	D1DA16	
	0916H			ı			ı	1	ı	
		0	0					0	0	
		D. ( 0.1 =	5.010				, ,	D. C. C.	D. C. C. C.	
		D1CA7	D1CA6	D1CA5	L		D1CA2	D1CA1	D1CA0	
DMA	0918H	0								
Transfer		U	U					U	0	
count		D1C \ 15	D1CA14					D1CAO	D1CA0	
		DICAIS	DICA14	DICAIS	L		DICATO	DICAS	D1CA8	
Register1		0919H	0	0	0			0	Λ .	0
		0	0					0		
		D1CB7	D1CB6					D1CB1	D1CB0	
		D1001	ВТОВО	Втово	L	L	BTOBE	БТОВТ	B 10B0	
DMA	091AH	0	0	0	0	0	0	0	0	
Transfer		-		Set transf	er-count-nui	mber B for D	MA1 (7:0)	_	_	
		D0CB15	D0CB14	D0CB13	D0CB12	D0CB11	D0CB10	D0CB9	D0CB8	
Register1	004511			I	R	W	I			
	091BH	0	0	0	0	0	0	0	0	
				Set transfe	er-count-nun	nber B for D	MA1 (15:8)			
					D1M4	D1M3	D1M2	D1M1	D1M0	
							R/W			
					0	0	0	0	0	
DMA transfer Mode Register1	091CH				000: Destina 001: Destina 010: Source 011: Source 100: Source/c (MEM - 101: Source/ (MEM - 110: Source/	ation INC (I/O ation INC (I/O) INC (MEM $\rightarrow$ DEC (MEM $\rightarrow$ destination INO $\rightarrow$ MEM) (destination DI $\rightarrow$ MEM) (destination fix	→ MEM) I/O) → I/O) C EC	00: 1 byte 01: 2 bytes 10: 4 bytes		
	DMA destination address Register1  DMA Transfer count number A Register1  DMA Transfer count number B Register1	DMA source address Register1 0911H  DMA destination address Register1 0915H  DMA Transfer count number A Register1 0919H  DMA Transfer count number B Register1 091BH  DMA transfer doubt have be a count of the coun	DMA source address Register1         D1SA15           0911H         □ 0           0912H         □ 0           0912H         □ 0           0912H         □ 0           0914H         □ 0           0914H         □ 0           0914H         □ 0           0915H         □ 0           0916H         □ 0           0000         □ 0           0000         □ 0           0000         □ 0           0000         □ 0           0000         □ 0           0000         □ 0           0000         □ 0           0000         □ 0           0000         □ 0	DMA	DMA   Source address   Register1   DMA   DMA   Transfer count number A Register1   DMA   Transfer count number A Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA   Transfer count number B Register1   DMA	DMA   Surper   DISAF   DISA	DIA   DISA   DISA   DISA   DISA   DISA   DISA   DISA	DISAT   DISA6   DISA5   DISA4   DISA3   DISA2   DISA4   DISA5   DIS	DMA   DMA	

(12) DMAC (3/7)

Name	Address	7	6	5	4	3	2	1	0
	7144.555	D2SA7	D2SA6	D2SA5	D2SA4		D2SA2	D2SA1	D2SA0
	000011		I		R/	W	I	ı	
	0920H	0	0	0	0	0	0	0	0
			•	Soi	urce address	for DMA2 (	7:0)	•	
DMA		D2SA15	D2SA14	D2SA13	D2SA12	D2SA11	D2SA10	D2SA9	D2SA8
source	0021				R/	W			
address	092111	0	0	0	0	0	0	0	0
Register2				Sou	rce address	for DMA2 (1	15:8)		
		D2SA23	D2SA22	D2SA21	D2SA20	D2SA19	D2SA18	D2SA17	D2SA16
	0922H				R/	W			
	0022	0	0	0	0	0	0	0	0
				Soul	ce address	for DMA2 (2	3:16)		1
		D2DA7	D2DA6	D2DA5	D2DA4	D2DA3	D2DA2	D2DA1	D2DA0
	0924H		1	Γ			1	1	Т
		0	0					0	0
							. ,	1	l
DMA		D2DA15	D2DA14	D2DA13			D2DA10	D2DA9	D2DA8
	0925H	•			1	1			
		0	0	_		_		0	0
		Dobass	D0D400	1			· ,	D0D447	D0D440
		D2DA23	D2DA22	D2DA21			D2DA18	D2DA17	D2DA16
	0926H	0	0				1 0		0
		U	U					U	0
		D2C 4.7	DOCAG		ı		ì	DOCA4	DOCAO
		DZCAI	DZCA6	DZCAS			DZCAZ	DZCAT	D2CA0
DMA	0928H	0	0	n			n	<u> </u>	0
Transfer		U	U	_		_			· ·
count		D2CA15	D2CA14		1		1	D2CA9	D2CA8
		BEGITTO	BEOMIT	520/110			D20/110	<i>B20</i> 710	D20/10
i togistoi i	0929H	0	0	0			0	0	0
		-		Trar			MA2	_	
		D2CB7	D2CB6					D2CB1	D2CB0
	000411						I	ı	l
DMA	092AH	0	0	0	0	0	0	0	0
Transfer				Tra	nsfer count l	3 [7:0] for DI	MA2		
number B		D2CB15	D2CB14	D2CB13	D2CB12	D2CB11	D2CB10	D2CB9	D2CB8
Register2	092BH				R/	W			
	OSZBIT	0	0	0	0	0	0	0	0
				Trar	sfer count A	(15:8] for D	MA2	_	
					D2M4	D2M3	D2M2	D2M1	D2M0
						1	R/W	1	T
					0	0	0	0	0
DMA transfer Mode Register2	092CH				000: Destina 001: Destina 010: Source 011: Source/c (MEM - 101: Source/c (MEM - 110: Source/	tion INC (I/O tion DEC (I/O INC (MEM → DEC (MEM − destination INC → MEM)  destination DI → MEM)  destination DI → MEM)  destination DI → MEM)	→ MEM) I/O) → I/O) C EC	00: 1 byte 01: 2 bytes 10: 4 bytes	
	DMA destination address Register2  DMA Transfer count number A Register2  DMA Transfer count number B Register2	source address Register2  DMA DMA destination address Register2  DMA Transfer count number A Register2  DMA Transfer count number B Register2  DMA Transfer count number B Register2  DMA Transfer count number B Register2  DMA Transfer count number B Register2  DMA Transfer count number B Register2  DMA transfer do 992BH	DMA source address Register2         D2SA15           DMA source address Register2         D2SA23           D092H         D2SA23           D092H         D0           DMA destination address Register2         D2DA7           DMA Transfer count number A Register2         D2DA15           DMA Transfer count number A Register2         D2CA7           DMA Transfer count number B Register2         D2CA7           D0928H         D2CA7           D0929H         0           D0092H         0           DDCB15         0           DDMA transfer Mode         0           DMA transfer Mode         0           DMA transfer Mode         0           DMA transfer Mode         0           DMA transfer Mode         0	DMA source address Register.2         D2SA15         D2SA14           DMA source address Register.2         D2SA23         D2SA22           D2SA23         D2SA22         D2SA22           D2SA23         D2SA22         D2SA22           D00         D2SA23         D2DA6           D00         D2SA23         D2DA6           D00         D2DA6         D2DA6           D00         D2DA6         D2DA6           D00         D2DA15         D2DA14           D00         D0         D2DA14           D00         D2DA14         D2DA14           D00         D2DA14         D2DA14           D00         D2DA14         D2DA14           D00         D2DA14         D2DA14           D00         D0         D2DA14           D00         D0         D0           D00         D2DA14         D2DA14           D00         D2DA14         D2DA1	DMA   Source address   Page	Page	DMA   Source address   Parameter   Para	DMA   DMA   Color	DMA   Source address   Source   Sour

### (12) DMAC (4/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0
= 7		12.2	D3SA7	D3SA6	D3SA5	D3SA4	D3SA3	D3SA2	D3SA1	D3SA0
							W			
		0930H	0	0	0	0	0	0	0	0
					Set s	ource addre		3 (7:0)		
	DMA		D3SA15	D3SA14	D3SA13	D3SA12	D3SA11	D3SA10	D3SA9	D3SA8
	DMA source		200/110	200/111	200/110		W	200/110	2007.0	200/10
HDMAS3	address	0931H	0	0	0	0	0	0	0	0
	Register3				Set so	ource addres	s for DMA3	l		
			D3SA23	D3SA22	D3SA21	D3SA20	D3SA19	D3SA18	D3SA17	D3SA16
							/W			
		0932H	0	0	0	0	0	0	0	0
				l	Set so	urce addres	s for DMA3	(23:16)	I	
			D3DA7	D3DA6	D3DA5	D3DA4	D3DA3	D3DA2	D3DA1	D3DA0
			202711	2027.0	2027.0		W	2027.12	2027	2027.0
		0934H	0	0	0	0	0	0	0	0
				ı <u> </u>	-	tination add		-	ı <u> </u>	ı
	D. 4.4		D3DA15	D3DA14	D3DA13	D3DA12	D3DA11	D3DA10	D3DA9	D3DA8
	DMA destination		2027110	200,117			/W		1 200/10	232,10
HDMAD3	address	0935H	0	0	0	0	0	0	0	0
	Register3		•			tination addr			<u> </u>	
			D3DA23	D3DA22	D3DA21	D3DA20	D3DA19	D3DA18	D3DA17	D3DA16
			DOD/ (LO	DODINEL	D0D/121		/W	Bobitto	2027117	DODATIO
		0936H	0	0	0	0	0	0	0	0
			•		_	ination addre			<u> </u>	
			D3CA7	D3CA6	D3CA5	D3CA4	D3CA3	D3CA2	D3CA1	D3CA0
			200711	200710	200/10		/W	200712	200/11	200/10
	DMA	0938H	0	0	0	0	0	0	0	0
	Transfer		-		Tra	nsfer count A	4 [7:0] for DI	MA3		_
HDMACA3	count	A .	D3CA15	D3CA14	D3CA13	D3CA12	D3CA11	D3CA10	D3CA9	D3CA8
	number A Register3						W			
	3	0939H	0	0	0	0	0	0	0	0
					Trar	sfer count A	[15:8] for D	MA3	I	
			D3CB7	D3CB6	D3CB5	D3CB4	D3CB3	D3CB2	D3CB1	D3CB0
		000	-				W			
	DMA	093AH	0	0	0	0	0	0	0	0
LIDAMAGES	Transfer				Tra	nsfer count E	B [7:0] for Di	MA3	1	1
HDMACB3	count number B		D3CB15	D3CB14	D3CB13	D3CB12	D3CB11	D3CB10	D3CB9	D3CB8
	Register3	000017					/W			
		093BH	0	0	0	0	0	0	0	0
					Tran	sfer count B	[15:8] for D	MA3		
						D3M4	D3M3	D3M2	D3M1	D3M0
							•	R/W	•	
						0	0	0	0	0
						DMA transfe	r mode		Transfer data	a size
	DMA						tion INC (I/O	,	00: 1 byte	
	HDMAM3 DMA transfer Mode Register3						tion DEC (I/O INC (MEM $\rightarrow$	•	01: 2 bytes 10: 4 bytes	
HDMAM3		093CH					DEC (MEM –	•	11: Reserve	d
							destination INC			
						(MEM –	,	=C		
							'destination DI → MEM)	_0		
						,	destination fix	ed		
						(I/O→ I	•			
			111: Reserved							

### (12) DMAC (5/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0
- Cy		7144.555	D4SA7	D4SA6	D4SA5	D4SA4	D4SA3	D4SA2	D4SA1	D4SA0
		004011		I	I	R/	W	I	ı	l
		0940H	0	0	0	0	0	0	0	0
				•	Soi	urce address	for DMA4 (	7:0)	•	•
	DMA		D4SA15	D4SA14	D4SA13	D4SA12	D4SA11	D4SA10	D4SA9	D4SA8
HDMAS4	source	0941H				R/	W			
TIDIVIAG4	address	034111	0	0	0	0	0	0	0	0
	Register4				Sou	rce address	for DMA4 (1	15:8)		
			D4SA23	D4SA22	D4SA21	D4SA20	D4SA19	D4SA18	D4SA17	D4SA16
		0942H				R/	W			
		00.2	0	0	0	0	0	0	0	0
					Soul	ce address	for DMA4 (2	3:16)		
			D4DA7	D4DA6	D4DA5	D4DA4	D4DA3	D4DA2	D4DA1	D4DA0
		0944H		1	1		W	1	1	
			0	0	0	0	0	0	0	0
						nation addre	ı	·	1	
	DMA		D4DA15	D4DA14	D4DA13	D4DA12	D4DA11	D4DA10	D4DA9	D4DA8
HDMAD4	destination address	0945H				1	W			
	Register4		0	0	0	0	0	0 (45.0)	0	0
			D.4D.400	D.1D.1.00		ation addres		, ,	D4D447	D 4D 4 4 0
			D4DA23	D4DA22	D4DA21	D4DA20	D4DA19	D4DA18	D4DA17	D4DA16
		0946H	0	0	0	0	W   0	0	0	0
			0	U		ation addres			U	0
			D4CA7	D4CA6	D4CA5	D4CA4	D4CA3	D4CA2	D4CA1	D4CA0
		0948H	D4CA7	D4CA6	D4CA3		W	D4CA2	D4CAT	D4CA0
	DMA		0	0	0	0	0	0	0	0
	Transfer		•	· ·		nsfer count A	_			·
HDMACA4	count		D4CA15	D4CA14	D4CA13	D4CA12	D4CA11	D4CA10	D4CA9	D4CA8
	number A Register4		2 10/110	2.07	2.0/0		W	2.07.10	2 .07.0	2 .07.10
		0949H	0	0	0	0	0	0	0	0
					Trar	sfer count A	[15:8] for D	MA4	ı	l
			D4CB7	D4CB6	D4CB5	D4CB4	D4CB3	D4CB2	D4CB1	D4CB0
		004411			l.	R/	W	l.		l .
	DMA	094AH	0	0	0	0	0	0	0	0
HDMACB4	Transfer count				Tra	nsfer count E	3 [7:0] for DI	MA4		
TIDIVIAOD	number B		D4CB15	D4CB14	D4CB13	D4CB12	D4CB11	D4CB10	D4CB9	D4CB8
	Register4	094BH				R/	W			
		00.2	0	0	0	0	0	0	0	0
					Trar	sfer count B	[15:8] for D	MA4	ı	ı
						D4M4	D4M3	D4M2	D4M1	D4M0
							I	R/W	1	
						0	0	0	0	0
HDMAM4	DMA transfer Mode Register4	094CH				001: Destina 010: Source 011: Source 100: Source/c (MEM - 101: Source/ (MEM -	tion INC (I/O tion DEC (I/O INC (MEM → DEC (MEM – destination INO → MEM) (destination DI → MEM)	→ MEM) I/O) → I/O) C EC	Transfer dat 00: 1 byte 01: 2 bytes 10: 4 bytes 11: Reserve	
						110: Source/ (I/O→ I 111: Reserve	,	red		

### (12) DMAC (6/7)

Name	Address	7	6	5	4	3	2	1	0
	7144.000	D5SA7	D5SA6	D5SA5	D5SA4		D5SA2	D5SA1	D5SA0
	205011				L				
	0950H	0	0	0	0	0	0	0	0
			I .	Soi	urce address	for DMA5 (	7:0)	l	l
DMA		D5SA15	D5SA14	D5SA13	D5SA12	D5SA11	D5SA10	D5SA9	D5SA8
source	005411		I .	I .	R/	W	l	l	I
address	095111	0	0	0	0	0	0	0	0
Register5				Sou	rce address	for DMA5 (	15:8)		
		D5SA23	D5SA22	D5SA21	D5SA20	D5SA19	D5SA18	D5SA17	D5SA16
	0052H				R	W			
	090211	0	0	0	0	0	0	0	0
				Soul	rce address t	for DMA5 (2	3:16)		
		D5DA7	D5DA6	D5DA5	D5DA4	D5DA3	D5DA2	D5DA1	D5DA0
	0954H				R/	W			
	000	0	0	0	0	0	0	0	0
			1			ss for DMA	5 (7:0)	1	1
DMA		D5DA15	D5DA14	D5DA13		D5DA11	D5DA10	D5DA9	D5DA8
destination	0955H			ı		1	ı	1	
		0	0					0	0
· · · · · · · · · · · · · · · · · · ·				1	1	1	, ,	T	
		D5DA23	D5DA22	D5DA21	L		D5DA18	D5DA17	D5DA16
	0956H	0							
		0	0		L		I.	0	0
		DE047	DEOAG				<u> </u>	D54044	DEGAG
		D5CA7	DSCA6	DSCAS	L		D5CA2	D54CA1	D5CA0
DMA	0958H	0	0	0			1 0	0	0
Transfer		U	0			_		U	U
count		D5CA15	D5CA14					D5CA9	D5CA8
		DOOKIO	DOORIT	DOOKIO	L		DOORTO	DOOAS	DOONO
rtogiotoro	0959H	0	0	0			0	0	0
		D5CB7	D5CB6					D5CB1	D5CB0
					L				
DMA	095AH	0	0	0	0	0	0	0	0
Transfer				Tra	nsfer count I	3 [7:0] for DI	MA5		l .
		D5CB15	D5CB14	D5CB13	D5CB12	D5CB11	D5CB10	D5CB9	D5CB8
Register5	OOEBH				R/	W			
	093611	0	0	0	0	0	0	0	0
				Trar	nsfer count B	[15:8] for D	MA5		
					D5M4	D5M3	D5M2	D5M1	D5M0
						ı	R/W	1	
					0	0	0	0	0
DMA transfer Mode Register5	095CH				000: Destina 001: Destina 010: Source 011: Source/c (MEM - 101: Source/ (MEM - 110: Source/	tion INC (I/O tion DEC (I/O INC (MEM → DEC (MEM − destination ING → MEM) (destination DI → MEM) (destination fix	→ MEM) I/O) → I/O) C EC	00: 1 byte 01: 2 bytes 10: 4 bytes	
	DMA destination address Register5  DMA Transfer count number A Register5  DMA Transfer count number B Register5	DMA source address Register5         0951H           DMA destination address Register5         0952H           DMA destination address Register5         0955H           DMA Transfer count number A Register5         0958H           DMA Transfer count number B Register5         0959H           DMA Transfer count number B Register5         0958H           DMA Transfer count number B Register5         0958H	DMA source address Registers         D5SA15           0951H         □0           0951H         □0           0952H         □0           0952H         □0           00         □0     <	DMA source address Register5         D5SA15         D5SA14           DMA source address Register5         D5SA15         D5SA14           DMA destination address Register5         D5SA23         D5SA22           DMA destination address Register5         D5DA15         D5DA6           DMA destination address Register5         D5DA15         D5DA14           D0954H         D5DA23         D5DA14           D0956H         D5DA23         D5DA14           D0956H         D5DA23         D5DA22           D0956H         D5DA23         D5DA22           D00         D5DA22         D5DA23           D5DA22         D5DA22         D5DA22           D00         D5DA22         D5DA23           D5DA23         D5DA22         D5DA22           D00         D5DA23         D5DA22           D00         D5DA23         D5DA23           D5CA15         D5CA6         D5CA16           D00         D5CA15         D5CB14           D00         D5CB15         D5CB14           D00         D5CB15         D5CB14           D00         D5CB15         D5CB14           D00         D5CB15         D5CB15           D00	DMA   Source address   Register5   Possaria   Discription   Discripti	DMA   Source address   DSSA1   DSSA2   DSSA3   DSSA	DSA   DSSA   DSSA   DSSA   DSSA   DSSA   DSSA   DSSA	DSA	DBAA   DBAA

### (12) DMAC (7/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0
					DMAE5	DMAE4	DMAE3	DMAE2	DMAE1	DMAE0
	DMA						R	W		
HDMAE	enable	097EH			0	0	0	0	0	0
	Register						DMA chann	el operation		
							0: Disable	1: Enable		
			DMATE	DMATR6	DMATR5	DMATR4	DMATR3	DMATR2	DMATR1	DMATR0
						R	W			
	DMA		0	0	0	0	0	0	0	0
HDMATR	timer	097FH	Timer		1	Maximum bu	is occupanc	y time setting	g	
	Register		operation		The value t	o be set in <	DMATR6:0	> should be	obtained by	
			0: Disable		"Ma	ximum bus o	occupancy ti	me / (256/f <sub>S</sub>	YS)".	
			1: Enable			"00H	H" cannot be	set.		

(13) Clock gear, PLL

Symbol	Name	Address	7	6	5	4	3	2	1	0
				XTEN	USBCLK1	USBCLK0		WUEF		PRCK
					R/W			R/W		R/W
				1	0	0		0		0
	System			Low	Select the cl	ock of		Warm-up		Select
SYSCR0	clock	10E0H		-frequency	USB(f <sub>USB</sub> )			timer		Prescaler
SISCRU	control	10000		oscillator	00: Disable					clock
	register0			circuit (fs)	01: Reserve	d				0: f <sub>SYS</sub> /2
				0: Stop	10: X1USB					
				1:	11: f <sub>PLLUSB</sub>					1: f <sub>SYS</sub> /8
				Oscillation	11. IPLLUSB					
								GEAR2	GEAR1	GEAR0
									R/W	
	System							1	0	0
	clock								r value of hi	gh
SYSCR1	control	10E1H						frequency		
	register1							000: fc	101: (Re	
								001: fc/2	110: (Re	
								010: fc/4 011: fc/8	111: (Re: 100: fc/1	
				OKOOEI	\A/LIDTA44	VA/LIDTMO	1101 7044		100.10/1	
				CKOSEL	WUPTM1	WUPTM0	HALTM1	HALTM0		
			0		1	/W 0	1	1		
	System			0				l .		
SYSCR2	clock	10E2H	Always	Select	Warm-Up Ti	mer	HALT mode			
	control		write "0".	CLKOUT	00: Reserve		00: Reserve	d		
	register2			0: f <sub>SYS</sub>		ed frequency	01: STOP m	node		
				1: fs	10:2 <sup>14</sup> /inputt	ed frequency	10: IDLE1 m	node		
						ed frequency	11: IDLE2 m	node		
			PROTECT				-	EXTIN	DRVOSCH	DRVOSCL
			R				R/W	R/W	R/W	R/W
	EMC		0				0	0	1	1
EMCCR0	control	10E3H	Protect flag				Always	1: External	fc oscillator	fs oscillator
	register0		0: OFF				write "0".	clock	drive ability	drive ability
			1: ON						1: NORMAL	1: NORMAL
									0: WEAK	0: WEAK
	EMC								O. WEAR	O. WEAR
EMCCR1	control	10E4H		O	the protect	ON/OFF by			V and IZEV	
	register1			-				-		
	EMC				EY: EMCCR					
EMCCR2	control	10E5H		2 <sup></sup> -KI	EY: EMCCR	1=A5H,EMC	JCR2=5AH	ın successio	n write	
	register2									
				FCSEL	LUPFG					
				R/W	R					
	PLL			0	0					
PLLCR0	control	10E8H		Select fc	Lock-up					
	register0			clock	timer					
				0 : fosch	Status flag					
				1 : f <sub>PLL</sub>	0 : not end 1 : end					
			DI I O	DI I						D
			PLL0	PLL1	LUPSEL					PLLTIMES
				R/W	1					R/W
			0	0	0					0
	DI.		PLL0 for	PLL1 for	Select					Select the
_	PLL	1	CPU	USB	stage of					number of
DI I CD4	control	10E0U			Lock up		1	1	1	1
PLLCR1	control	10E9H	0: Off	0: Off	1					PLL
PLLCR1	control register1	10E9H	0: Off 1: On	0: Off 1: On	counter					PLL 0: ×12
PLLCR1		10E9H			counter 0: 12 stage					0: ×12
PLLCR1		10E9H			counter 0: 12 stage (for PLL0)					
PLLCR1		10E9H			counter 0: 12 stage					0: ×12

### (14) 8-bit timer (1/2)

Symbol	Name	1	7	6	5	4	3	2	1	0
Symbol	inaille	Address	TA0RDE	0	) 	4		Z TA01PRUN	•	TA0RUN
			R/W				121701		W	IAUNUN
	T14D 4 6 4		0				0	0	0	0
TA01RUN	TMRA01 RUN	1100H	Double				IDLE2	TMRA01	Up counter	Up counter
IAUIKUN	register	1 100H	buffer				0: Stop	prescaler	(UC1)	(UC0)
	register						· ·	•		(000)
			0: Disable				1: Operate	0: Stop and		
			1: Enable					1: Run (Co	unt up)	
TAODEO	8-bit timer	1102H					=			
TA0REG	register 0	(Prohibit RMW)					<u>V</u>			
		1103H					_			
TA1REG	8-bit timer	(Prohibit				V				
17111120	register 1	RMW)					)			
		,	TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
			.,	171011110			W			171002110
			0	0	0	0	0	0	0	0
	TMRA01		Operation r	node	PWM cycle	<del>)</del>	Source clock	for TMRA1	Source clock	for TMRA0
TA01MOD	MODE	1104H	00: 8-bit tim		00: Reserv		00: TA0TR		00: TA0IN	pin
	register		01: 16-bit ti		01: 2 <sup>6</sup>		01: φT1		01: φT1	•
			10: 8-bit PF		10: 2 <sup>7</sup>		10: φT16		10: φΤ4	
			11: 8-bit PV		10. 2 11: 2 <sup>8</sup>		-			
			11.0-011.77	VIVI IIIOUE	11.2		11: φT256 TA1FFC1	TA1FFC0	11: φT16 TA1FFIE	TA1FFIS
			$\overline{}$	$\overline{}$				V		W
	TMD A 4			//			1	1 1	0	0
	TMRA1 Flip-Flop	1105H	_		_		00: Invert 7	l .	TA1FF	TA1FF
TA1FFCR	control	(Prohibit					01: Set TA		control for	inversion
	register	RMW)					10: Clear T		inversion	select
	J						11: Don't c		0: Disable	0: TMRA0
							TT. DOILL	are	1: Enable	1: TMRA1
			TA2RDE				I2TA23	TA23PRUN		TA2RUN
			R/W	//			1217120		W	171211011
	TMDAGO		0	//			0	0	0	0
TA23RUN	TMRA23 RUN	1108H	Double				IDLE2	TMRA23	Up counter	Up counter
TAZSKUN	register	110011	buffer				0: Stop	prescaler	(UC3)	(UC2)
	. eg.e.e.		0: Disable				1: Operate	0: Stop and		(002)
			1: Enable				1. Operato	1: Run (Co		
		440411						1. Kull (Co	unt up)	
TA2REG	8-bit timer	110AH (Prohibit								
IAZINLO	register 2	RMW)					<u>v</u> )			
		110BH				-				
TA3REG	8-bit timer	(Prohibit				V	V			
	register 3	RMW)					<u>.</u> )			
			TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0
						R/	W			
			0	0	0	0	0	0	0	0
TACOMACO	TMRA23	140011	Operation r	node	PWM cycle	)	Source clock	for TMRA3	Source clock	for TMRA2
TA23MOD	MODE register	110CH	00: 8-bit tim	er mode	00: Reserv	ed	00: TA2TR	G	00: Reserv	ed
	rogisi <del>o</del> i		01: 16-bit ti	mer mode	01: 2 <sup>6</sup>		01: φT1		01: φT1	
			10: 8-bit PF	G mode	10: 2 <sup>7</sup>		10: φT16		10: φT4	
			11: 8-bit PV		11: 2 <sup>8</sup>		11: φT256		11: φT16	
							TA3FFC1	TA3FFC0	TA3FFIE	TA3FFIS
								V		W
	TMRA3	4.0=					1	1	0	0
TA0EE05	Flip-Flop	110DH					00: Invert 7	A3FF	TA3FF	TA3FF
TA3FFCR	control	(Prohibit					01: Set TA	3FF	control for	inversion
	register	RMW)					10: Clear T		inversion	select
							11: Don't c		0: Disable	0: TMRA2
							55// (0	•	1: Enable	1: TMRA3
		Ī	ĺ		Ī	į.	Ī			

### (14) 8-bit timer (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Cyllibol	1401110	/ taul 633	TA4RDE	<u> </u>	<u> </u>		I2TA45	TA45PRUN	•	TA4RUN
			R/W				,.		W	
	TMD A 45		0				0	0	0	0
TA45RUN	TMRA45 RUN	1110H	Double				IDLE2	TMRA45	Up counter	Up counter
IATONON	register	111011	buffer				0: Stop	prescaler	(UC5)	(UC4)
	rogioto.		0: Disable				1: Operate	•		(004)
			1: Enable				i. Operate	0: Stop and		
		1112H	Enable					1: Run (Co	unt up)	
TA4REG	8-bit timer	(Prohibit				V				
17141120	register 4	RMW)					)			
		1113H					-			
TA5REG	8-bit timer	(Prohibit				V	V			
	register 5	RMW)				(	)			
			TA45M1	TA45M0	PWM41	PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0
					1	R/		T	1	T
	TMRA45		0	0	0	0	0	0	0	0
TA45MOD	MODE	1114H	Operation n		PWM cycle		Source clock		Source clock	
T, CROWLOD	register	111-711	00: 8-bit tim		00: Reserv	ed	00: TA4TR	G	00: 32KHz	clock
	5.0.0.		01: 16-bit tii		01: 2 <sup>6</sup>		01: φT1 10: φT16		01: φT1 10: φT4	
			10: 8-bit PP	G mode	10: 2 <sup>7</sup>		10: \$116 11: \$T256		10: φ14 11: φT16	
			11: 8-bit PV	VM mode	11: 2 <sup>8</sup>		γι. ψι 200		γι. ψι το	
							TA5FFC1	TA5FFC0	TA5FFIE	TA5FFIS
							V			W
	TMRA5	1115H					1	1	0	0
TA5FFCR	Flip-Flop	(Prohibit					00: Invert 7		TA5FF	TA5FF
	control	RMW)					01: Set TA		control for	inversion
	register						10: Clear T		inversion	select
							11: Don't c	are	0: Disable	0: TMRA4
			TAODDE				1074.07	T 4 0 7 D D !	1: Enable	1: TMRA5
			TA6RDE R/W				I2TA67	TA67PRUN	TA7RUN W	TA6RUN
	TN4D 4 07		0	$\left  \cdot \right $			0	0	0	0
TA67RUN	TMRA67 RUN	1118H	Double				IDLE2	TMRA67	Up counter	Up counter
I AOI KUN	register	1110	buffer				0: Stop	prescaler	(UC7)	(UC6)
	. ogiotoi		0: Disable				1: Operate	0: Stop and		(550)
			1: Enable				1. Operate	1: Run (Co		
		111AH			<u> </u>	<u> </u>	<u> </u>	1. IXuII (CO	uni up)	
TA6REG	8-bit timer	(Prohibit				V	V			
	register 2	RMW)					)			
	8-bit timer	111BH				-	-			
TA7REG	register 3	(Prohibit				V				
		RMW)	TA 0-7	TA 0-7:-	D14.74.7.1		)	TA-01:::	TAGG! ::	TA 00: :::
			TA67M1	TA67M0	PWM61	PWM60 R/	TA7CLK1	TA7CLK0	TA6CLK1	TA6CLK0
			0	0	0	0	0	0	0	0
	TMRA67		Operation n		PWM cycle		Source clock		Source clock	
TA67MOD	MODE	111CH	00: 8-bit tim		00: Reserv		00: TA6TR		00: 32KHz	
	register		01: 16-bit tii		00. Reserv	ou	00: 17011 01: φT1	-	00: 32ππ2 01: φT1	J.001
			10: 8-bit PP		10: 2		10: φT16		10: φT4	
					10: 2 11: 2 <sup>8</sup>		11: φT256		11: φT16	
			11: 8-bit PV	vivi mode	11.2		TA7FFC1	TA7FFC0	TA7FFIE	TA7FFIS
								TA7FFC0 		1A7FFIS  W
	TMDAZ			$\left  \cdot \right $			1	1	0	0
	TMRA7 Flip-Flop	111DH					00: Invert T		TA7FF	TA7FF
TA7FFCR	control	(Prohibit					01: Set TA		control for	inversion
	register	RMW)					10: Clear T		inversion	select
	Č						11: Don't c		0: Disable	0: TMRA6
							i i. Doni C	ai <del>C</del>	1: Enable	1: TMRA7
									i. Liiabie	1. 1 IVII V/\/

### (15) 16-bit timer (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB0RDE	_			I2TB0	TB0PRUN		TB0RUN
			R/W	R/W			R/W	R/W		R/W
			0	0			0	0		0
	TMRB0		Double	Always			IDLE2	TMRB0		Up
TB0RUN	RUN	1180H	buffer	write "0".			0: Stop	prescaler		counter
	register		0: disable				1: Operate	prosoaici		(UC10)
			1: enable				1. Operate			(0010)
			i. enable					0: Stop and		
								1: Run (Co	unt up)	
			=	=	TB0CP0I	TB0CPM1	TB0CPM0	TB0CLE	TB0CLK1	TB0CLK0
			R/	W	W*			R/W		
			0	0	1	0	0	0	0	0
			Always writ	te "00".		Capture timin	g	Control	TMRB1 sour	ce clock
					capture	00: Disable		Up	00: TB0IN0	input
					control	INT6 occ	curs at rising	counter	01: φΤ1	
	<b></b>				0: Execute 1: Undefined	edge		0:Clear Disable	10: φT4	
TB0MOD	TMRB0 MODE	1182H (Prohibit			1. Ondelliled	01: TB0IN0 <sup>*</sup>		1:Clear	11: φT16	
DOIVIOD	register	(Pronibit RMW)					curs at rising	Enable		
	rogister	I XIVI V V J				edge				
						10: TB0IN0 <sup>2</sup>				
							urs at falling			
						edge 11:TA1OUT	<b>^</b>			
						TA1OUT				
							vurs at rising			
						edge	ar noing			
			-	-	TB0CT1	TB0C0T1	TB0E1T1	TB0E0T1	TB0FF0C1	TB0FF0C0
			W	/*		R/				V*
			1	1	0	0	0	0	1	1
	TMRB0	1183H	Always writ	te "11".	TB1FF0 inv	ersion trigge	er		Control TB	1FF0
TB0FFCR	Flip-Flop	(Prohibit			0: Disable t	rigger			00: Invert	
1001101	control	RMW)	*Always re	ad as "11".	1: Enable tr				01: Set	
	register	,				When	When UC10	When UC10	10: Clear 11: Don't c	are
						capture	matches	matches	TI. DOILE	ui <del>C</del>
						UC10 to	with	with	* Always re	ead as "11".
<b> </b>	101111				TB0CP1H/L	TB0CP0H/L	TB0RG1H/L	TB0RG0H/L		
TDODOO	16 bit timer	1188H				-				
TB0RG0L	register 0 low	(Prohibit					<u>N</u>			
<b></b>		RMW)				(	0			
TB0RG0H	16 bit timer register 0	1189H (Prohibit				-				
DUNGUN	high	(Profibit RMW)					<u>V</u> 0			
<del>                                     </del>	-	118AH								
TB0RG1L	16 bit timer	(Prohibit					 V			
	register low	RMW)					0			
	16 bit timer	118BH					_			
TB0RG1H	register 1	(Prohibit					V			
	high	RMW)					0			
	Capture	•					_			
TB0CP0L	register 0	118CH					3			
	low						efined			
	Capture									
TB0CP0H	register 0	118DH					₹			
	high					Unde	efined			
	Capture									
	register 1	118EH					₹			
TB0CP1L										
TB0CP1L	low					Unde	efined			
	low Capture					-	_			
TB0CP1L	low	118FH				-	efined - R efined			

### (15) 16-bit timer (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB1RDE	-			I2TB1	TB1PRUN		TB1RUN
			R/W	R/W			R/W	R/W		R/W
			0	0			0	0		0
	TMRB1		Double	Always		$\vdash$	IDLE2	TMRB0		Up
TB1RUN	RUN	1190H		write "0".						counter
	register		buffer	WING U.			0: Stop	prescaler		
	- 3		0: disable				1: Operate			(UC12)
			1: enable					0: Stop and	d clear	
								1: Run (Co		
			_	_	TB1CP0I	TB1CPM1	TB1CPM0	TB1CLE	TB1CLK1	TB1CLK0
				/W	W*	7 5 1 51 WIT	1.2.31 100	R/W	1 15 15 11 11	12.00.0
			0	0	1	0	0	0	0	0
			Always wri		Software	Capture timin		Control	TMRB1 source	
			ayo will		capture		y	Up	00: TB1IN0 ir	
					control	00: Disable		counter		iput
					0: Execute		urs at rising	0:Clear	01: φT1	
	TMRB1	1192H			1.	edge		Disable	10: φT4	
TB1MOD	MODE	(Prohibit			Undefined	01: TB1IN0 ′		1:Clear	11: φT16	
DIMIGO	register	(PTOTIIBIL RMW)					urs at rising	Enable		
	rogistor	i vivivv)				edge				
						10: TB1IN0 '				
							urs at falling			
						edge				
						11:TA3OUT				
						TA3OUT				
							urs at rising			
			_	_	TB1CT1	edge TB1C0T1	TB1E1T1	TB1E0T1	TB1FF0C1	TB1FF0C0
				/*	IDICII	R/		IDIEUII	TBTFF0C1	
			1	v   4	0	0 8/	0	0		
	TMES		Always wri	to "11"				l U	Control TB1	1 FE0
	TMRB1	1193H	Aiways WII	O II.		version trigg	lei		00: Invert	110
TB1FFCR	Flip-Flop control	(Prohibit	*Always re	ad as "11"	0: Disable				00: Invert	
	register	RMW)	,vays 16		1: Enable	trigger			10: Clear	
	register				When	When	When UC12	When UC12	11: Don't ca	ire
					capture	capture	matches	matches	* Always re	
					UC12 to	UC12 to	with	with	-	
	1011				TB1CP1H/L	TB0CP0H/L	TB1RG1H/L	TB1RG0H/L		
TD4DCC	16 bit timer	1198H				-				
TB1RG0L	register 0	(Prohibit					<u>N</u>			
	low	RMW)				(	0			
TD / D C = : :	16 bit timer	1199H				-				
TB1RG0H	register 0	(Prohibit					N			
	high	RMW)					0			
	16 bit timer	119AH					_			
TB1RG1L	register low	(Prohibit					V			
	_	RMW)					0			
	16 bit timer	119BH					=			
TB1RG1H	register 1	(Prohibit					V			
	high	RMW)				(	0			
	Capture						_			
TB1CP0L	register 0	119CH					₹		-	
	low					Unde	efined			
	Capture						=			
TB1CP0H	register 0	119DH					3			
	high					Unde	efined			
	Capture						_			
TB1CP1L	register 1	119EH				ı	₹			
	low					Unde	efined			
	Capture					-	_			
TB1CP1H	register 1	119FH				ı	₹			
	high						efined			
	-		1			0				

# (16) UART/Serial channels

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	1200H	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC0BUF	channel 0	(Prohibit	TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0
	buffer register	RMW)			R		/ (Transmiss efined	sion)		
	register		RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R		/W	_	red to 0 whe			/W
	Serial		Undefined	0	0	0	0	0	0	0
00000	channel 0	1201H	Received	Parity	Parity	-	1: Error		0: SCLK0↑	0:baud
SC0CR	control	(Prohibit RMW)	data bit8	0: Odd	addition	Overrun	Parity	Framing	1: SCLK0↓	rate
	register	TXIVIVV)		1: Even	0: Disable					generator
					1: Enable					1: SCLK0
										pin input
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
			0 1				2/W	1 0	1 0	
	Serial		0 Transfer	0 0: CTS	0 Receive	0 Wake up	0 00: I/O inte	o rface Mode	0 00: TA0TR0	0
SC0MOD0	channel 0	1202H	data bit 8	disable	function	0: Disable	01: 7-bit UA			ite generator
	mode 0 register		data bit o	1: CTS	0: Receive	1: Enable	10: 8-bit UA		10: Internal	
	register			enable	disable		11: 9-bit UA	ART Mode	11: Externa	l clock
					1: Receive				(SCLK0 inp	ut)
				DDGADDE	enable	DDague	BB000	BB000	DD004	DDOOO
			_	BR0ADDE	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
	Serial		0	0	0	0	0	0	0	0
BR0CR	channel 0 baud rate	1203H	Always		00: φT0	ı			ency "N" sett	
BROCK	control	120311	write "0".	division	01: φT2			•	~F	9
	register			0: Disable	10: φT8			Ū	•	
	-			1: Enable	11: φT32					
	Serial				-11. ψ102		BR0K3	BR0K2	BR0K1	BR0K0
	channel 0			$\overline{}$			Ditorto		/W	Ditoito
BR0ADD	K setting	1204H					0	0	0	0
	register						Set	s frequency	divisor "K" (	1~F)
			I2S0	FDPX0						
	Serial		R/W	R/W						
SC0MOD1	channel 0	1205H	0	0						
COOMODI	mode 1	120011	IDLE2	Duplex						
	register		0: Stop	0: Half						
			1: Run	1: Full						
			PLSEL	RXSEL	TXEN	RXEN	SIRWD3	SIRWD2	SIRWD1	SIRWD0
							2/W	1 -	1 .	
			0	0	0	0	0	0	0	0
OIDOD	IrDA	400711	Select transmit	Receive data	Transmit	Receive		eive pulse wi		
SIRCR	control register	1207H		oata 0:"H" pulse	0: Disable	0: Disable	Set the val	ia SIKK×D p	oulse width for	or equal or
	register		width	1: "L" pulse	1: Enable	1: Enable		na value + 4\	± 100nc	
			0: 3/16	i. L puise			Can be set	g value + 1)	T 100115	
			1: 1/16							
			_				Can not be	set: U, 15		

(17) SBI

Symbol	Name	Address	7	6	5	4	3	2	1	0
			BC2	BC1	BC0	ACK	-	SCK2	SCK1	SCK0 /SWRMON
	Serial bus			R/W		R/W	R	R/	W	R/W
00100.	interface	1240H	0	0	0	0	1	0	0	0/1
SBICR1	control register 1	(Prohibit RMW)	000: 8 011: 3		010: 2 101: 5	Acknowledge mode specification 0: Disable 1: Enable	Always read as "1".	(When writing) 000: 4 0 011: 7 1	01: 5 01	10: 6 )1: 9
	SBI	1241H	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
SBIDBR	buffer	(Prohibit				R (receive)	/W (Transmit	t)		•
	register	RMW)				Und	defined			
	·		SA6	SA5	SA4	SA3	SA2	SA1	SA0	ALS
						F	R/W			
I2CAR	I2C BUS	1242H	0	0	0	0	0	0	0	0
IZCAR	Address register	(Prohibit RMW)			Sla	ave Address s	setting			Address recognition 0: Enable 1: Disable
			MST	TRX	BB	PIN	AL/SBIM1	AAS/SBIM0	AD0/ SWRST1	LRB/ SWRST0
	i		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
SBISR	Serial bus		0	0	0	1	0	0	0	0
When read	interface status register	1243H (Prohibit RMW)	Master/ Slave status monitor 0:Slave 1:Master	Transmitter / Receiver status monitor 0: Receiver 1:	I <sup>2</sup> C bus status monitor 0: Free 1: Busy	INTSBI request monitor 0: Request 1: Cancel	Arbitration lost detection monitor 0: – 1: Detected	Slave Address match detection monitor 0: Undetected 1: Detected	General call detection monitor 0: Undetected 1: Detected	Last receive bit monitor 0: "0" 1: "1"
SBICR2 When write	Serial bus interface control register 2	·		Transmitter	Start/Stop condition 0: Stop condition 1: Busy condition	Cancel INTSBI interrupt request 0:Don't care 1:Cancel interrupt request	Serial bus inte operation mod 00: Port mode 01: (Reserved 10: I <sup>2</sup> C bus m 11: (Reserved	de selection e d) ode	Software rese write "10" and internal reset generated.	"01", then an
	İ		-	I2SBI	П	-	_	=	-	_
	Serial bus	1244H	W	R/W			R			R/W
SBIBR0	interface baud rate	(Prohibit	0	0	1	1	1	1	1	0
	register 0	RMW)	Always read "0"	IDLE2 0: Stop 1: Operate		Alv	ways read as	"1".		Always write "0".
			SBIEN		-	-	-	-	=	=
	Serial bus		R/W				R			
CDICDC	interface	1247H	0	0	0	0	0	0	0	0
SBICR0	control register 0	(Prohibit RMW)	SBI operation 0:disable 1:enable			Al	ways read as	· "0".		

(18) AD converter (1/3)

Symbol	Nomo	A -1 -1	7	6	5	1	3	2	1	Λ
Symbol	Name	Address	ADR01	ADR00	5	4	$\stackrel{\circ}{-}$	2	OVR0	0 ADR0RF
	AD		F	<u> </u>		//		$^{\prime}$	R	R
	conversion		0	0		//	$\overline{}$	//	0	0
ADREG0L	result	12A0H		er 2 bits of					Overrun flag	AD conversion
	register 0 low			conversion					0:No generate	result store flag
				sult					1: Generate	1: Stored
	AD		ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
ADDECOLL	conversion	400411		·	•	F	₹		•	
ADREG0H	result	12A1H	0	0	0	0	0	0	0	0
	register 0 high				Store Uppe	r 8 bits of ar	AN0 conve	rsion result		•
			ADR11	ADR10					OVR1	ADR1RF
	AD		F	}					R	R
ADREG1L	conversion	12A2H	0	0					0	0
ADICEOTE	result	IZAZII	Store Low	er 2 bits of					Overrun flag	AD conversion
	register 1 low		AN1 AD c	onversion					0:No generate 1: Generate	result store flag 1: Stored
				sult					i. Generale	i. Stored
	AD		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
ADREG1H	conversion	12A3H		T	1	F			1	
	result		0	0	0	0	0	0	0	0
	register 1 high				Store Uppe	r 8 bits of ar	AN1 conve	rsion result		
			ADR21	ADR20					OVR2	ADR2RF
	AD		F	1					R	R
ADREG2L	conversion	12A4H	0	0					0	0
	result register 2 low			er 2 bits of					Overrun flag 0:No generate	AD conversion result store flag
	register 2 low			conversion					1: Generate	1: Stored
				sult	4 D D 0 7	A D D O C	ADDOC	ADD04	ADDOO	A D D O O
	AD		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
ADREG2H	conversion result	12A5H	0	0	0	0 F	0	0	0	0
	register 2 high		0	U				-	U	U
	3		ADR31	ADR30	Store Oppe	o bits of al	AN2 conve	ISIOII TESUIL	OVR3	ADR3RF
	4.0		ADK31						R	R
	AD conversion		0	0					0	0
ADREG3L	result	12A6H		er 2 bits of					Overrun flag	AD conversion
	register 3 low			conversion						result store flag
				sult					0:No generate 1: Generate	1: Stored
				ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
	ΔD		ADR39							
l	AD conversion		ADR39	7151100			₹		7.2.100	7.202
ADREG3H	AD conversion result	12A7H			0	F	1	0	<u>'</u>	<u>'</u>
ADREG3H	conversion	12A7H	0 0	0	0 Store Uppe	0 0	0	0 rsion result	0	0
ADREG3H	conversion result register 3 high	12A7H	0	0	1	0 0	1		0	<u>'</u>
ADREG3H	conversion result register 3 high	12A7H		0 ADR4	1	0 0	0		<u>'</u>	0
	conversion result register 3 high AD conversion		0 ADR4	0 ADR4	1	0 0	0		0 OVR4	0 ADR4F
ADREG3H ADREG4L	conversion result register 3 high AD conversion result	12A7H 12A8H	0 ADR4	0 ADR4	1	0 0	0		0 OVR4 R 0 Overrun flag	0 ADR4F R
	conversion result register 3 high AD conversion		0 ADR4 0 Store Low	0 ADR4 R	1	0 0	0		0 OVR4 R 0 Overrun flag 0:No generate	0  ADR4F  R  0  AD conversion result store flag
	conversion result register 3 high AD conversion result register 4		O  ADR4  F  O  Store Low AN4 AD C res	ADR4 R 0 er 2 bits of conversion sult	1	F O r 8 bits of ar	0 AN3 conve		0 OVR4 R 0 Overrun flag	0 ADR4F R 0 AD conversion
	conversion result register 3 high AD conversion result register 4		0 ADR4 0 Store Low	ADR4 R 0 er 2 bits of conversion	1	O r 8 bits of ar	ADR45		0 OVR4 R 0 Overrun flag 0:No generate	0  ADR4F  R  0  AD conversion result store flag
	conversion result register 3 high  AD conversion result register 4 low  AD conversion		O  ADR4  O  Store Low AN4 AD C res  ADR49	O  ADR4  R  O er 2 bits of conversion sult  ADR48	Store Uppe	O r 8 bits of ar	ADR45	ADR44	OVR4 R 0 Overrun flag 0:No generate 1: Generate ADR43	0  ADR4F  R 0  AD conversion result store flag 1: Stored  ADR42
ADREG4L	conversion result register 3 high  AD conversion result register 4 low  AD conversion result register 4 register 4 low	12A8H	O  ADR4  F  O  Store Low AN4 AD C res	ADR4 R 0 er 2 bits of conversion sult	ADR47	ADR46	ADR45	ADR44	OVR4 R O Overrun flag 0:No generate 1: Generate	O  ADR4F  R  O  AD conversion result store flag 1: Stored
ADREG4L	conversion result register 3 high  AD conversion result register 4 low  AD conversion	12A8H	O  ADR4  O  Store Low AN4 AD C res ADR49  O	O  ADR4  R  O er 2 bits of conversion sult  ADR48	ADR47	ADR46	ADR45	ADR44	OVR4 R 0 Overrun flag 0:No generate 1: Generate ADR43	0  ADR4F R 0 AD conversion result store flag 1: Stored  ADR42 0
ADREG4L	conversion result register 3 high  AD conversion result register 4 low  AD conversion result register 4 low	12A8H	0  ADR4  0  Store Low AN4 AD c res ADR49  0  ADR5	O  ADR4  R  O er 2 bits of conversion sult  ADR48  O  ADR5	ADR47	ADR46	ADR45	ADR44	OVR4 R 0 Overrun flag 0:No generate 1: Generate ADR43 0 OVR5	0  ADR4F R 0 AD conversion result store flag 1: Stored  ADR42  0  ADR5F
ADREG4L	conversion result register 3 high  AD conversion result register 4 low  AD conversion result register 4 high	12A8H	0  ADR4  0  Store Low AN4 AD cores ADR49  0  ADR5	O  ADR4  R  Oer 2 bits of conversion sult  ADR48  O  ADR5	ADR47	ADR46	ADR45	ADR44	OVR4 R 0 Overrun flag 0:No generate 1: Generate ADR43  O OVR5 R	O  ADR4F R O AD conversion result store flag 1: Stored  ADR42  O  ADR5F R
ADREG4L	conversion result register 3 high  AD conversion result register 4 low  AD conversion result register 4 high	12A8H	O  ADR4  O Store Low AN4 AD C res ADR49  O ADR5	O  ADR4  R  O er 2 bits of conversion sult  ADR48  O  ADR5  R  O	ADR47	ADR46	ADR45	ADR44	OVR4 R 0 Overrun flag 0:No generate 1: Generate ADR43  O OVR5 R 0	O  ADR4F R O AD conversion result store flag 1: Stored  ADR42  O  ADR5F R O
ADREG4L ADREG4H	conversion result register 3 high  AD conversion result register 4 low  AD conversion result register 4high	12A8H 12A9H	O  ADR4  O Store Low AN4 AD C res ADR49  O ADR5  O Store Low	O  ADR4  R  Oer 2 bits of conversion sult  ADR48  O  ADR5  R  Oer 2 bits of	ADR47	ADR46	ADR45	ADR44	OVR4 R 0 Overrun flag 0:No generate 1: Generate ADR43  O OVR5 R 0 Overrun flag	O  ADR4F R O AD conversion result store flag 1: Stored  ADR42  O  ADR5F R O AD conversion
ADREG4L ADREG4H	conversion result register 3 high  AD conversion result register 4 low  AD conversion result register 4 high	12A8H 12A9H	O  ADR4  O Store Low AN4 AD C res ADR49  O ADR5  O Store Low AN5 AD C	O  ADR4  R  Oer 2 bits of conversion sult  ADR48  O  ADR5  R  Oer 2 bits of conversion	ADR47	ADR46	ADR45	ADR44	OVR4 R 0 Overrun flag 0:No generate 1: Generate ADR43  O OVR5 R 0	O  ADR4F R O AD conversion result store flag 1: Stored  ADR42  O  ADR5F R O
ADREG4L ADREG4H	conversion result register 3 high  AD conversion result register 4 low  AD conversion result register 4high  AD conversion result register 4high	12A8H 12A9H	O  ADR4  O Store Low AN4 AD C res ADR49  O ADR5  O Store Low AN5 AD C res	O  ADR4 R Oer 2 bits of conversion sult ADR48 O  ADR5 R Oer 2 bits of conversion sult R Oer 2 bits of conversion sult	ADR47  O Store Uppe	ADR46  F 0 r 8 bits of ar	ADR45  O AN4 conve	ADR44  0 rsion result	OVR4 R 0 Overrun flag 0:No generate 1: Generate ADR43  O OVR5 R 0 Overrun flag 0:No generate	O  ADR4F R O AD conversion result store flag 1: Stored  ADR42  O  ADR5F R O AD conversion result store flag 1: Stored
ADREG4L ADREG4H	conversion result register 3 high AD conversion result register 4 low AD conversion result register 4high AD conversion result register 5 low AD	12A8H 12A9H	O  ADR4  O Store Low AN4 AD C res ADR49  O ADR5  O Store Low AN5 AD C	O  ADR4  R  Oer 2 bits of conversion sult  ADR48  O  ADR5  R  Oer 2 bits of conversion	ADR47	ADR46  F 0 r 8 bits of ar	ADR45 ADR55	ADR44	OVR4 R 0 Overrun flag 0:No generate 1: Generate ADR43  O OVR5 R 0 Overrun flag 0:No generate	O  ADR4F R 0 AD conversion result store flag 1: Stored  ADR42  O  ADR5F R 0 AD conversion result store flag to the conversion result store flag
ADREG4L ADREG4H	conversion result register 3 high AD conversion result register 4 low AD conversion result register 4high AD conversion result register 5 low AD conversion	12A8H 12A9H	O  ADR4  O  Store Low AN4 AD C  res  ADR49  O  ADR5  O  Store Low AN5 AD C  res  ADR59	O ADR4 R O er 2 bits of conversion sult ADR48 O ADR5 R O er 2 bits of conversion sult ADR5 R ADR5 R O	ADR47  O Store Uppe  ADR57	ADR46  F  O  ADR56	ADR45  ADR45  ADR55	ADR44  0 rsion result	OVR4 R 0 Overrun flag 0:No generate 1: Generate ADR43  O OVR5 R 0 Overrun flag 0:No generate 1: Generate	O  ADR4F R O AD conversion result store flag 1: Stored  ADR42  O  ADR5F R O AD conversion result store flag 1: Stored  ADR5F R O AD conversion result store flag 1: Stored  ADR52
ADREG4H ADREG5L	conversion result register 3 high AD conversion result register 4 low AD conversion result register 4high AD conversion result register 5 low AD	12A8H 12A9H 12AAH	O  ADR4  O Store Low AN4 AD C res ADR49  O ADR5  O Store Low AN5 AD C res	O  ADR4 R Oer 2 bits of conversion sult ADR48 O  ADR5 R Oer 2 bits of conversion sult R Oer 2 bits of conversion sult	ADR47  O Store Uppe  ADR57	ADR46  F 0 r 8 bits of ar	ADR45 ADR55	ADR44  0 rsion result  ADR54	OVR4 R 0 Overrun flag 0:No generate 1: Generate ADR43  O OVR5 R 0 Overrun flag 0:No generate	O  ADR4F R O AD conversion result store flag 1: Stored  ADR42  O  ADR5F R O AD conversion result store flag 1: Stored

### (18) AD converter (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			ADRSP1	ADRSP0					OVSRP	ADRSPRF
	High priority		R						R	R
ADREGSPL	Conversion	12B0H	0	0					0	0
	Register SP low		Store Lowe	r 2 bits of an					Overrun 1: Generate	AD conversion result store flag 1: Stored
	High priority		ADRSP9	ADRSP8	ADRSP7	ADRSP6	ADRSP5	ADRSP4	ADRSP3	ADRSP2
ADREGSPH	Conversion	12B1H				F	₹			
ADICEGOFII	Register SP	120111	0	0	0	0	0	0	0	0
	high			•	Store Upp	er 8 bits of a	n AD conve	rsion result	•	
	AD		ADR21	ADR20						
	Conversion		R/	W						
ADCM0REGL	Result Compare	12B4H	0	0						
	Criterion Register 0 Low		AD convei	r 2 bits of an resion result criterion						
	AD		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
	Conversion			_		l	/W	I		1
ADCM0REGH	Result	12B5H	0	0	0	0	0	0	0	0
ADOMOREGIT	Compare Criterion Register 0 High	120011		Store U	pper 8 bits o	of an AD cor	nversion res	ult compare	criterion	
	AD		ADR21	ADR20						
	Conversion			W						
	Result Compare		0	0						
ADCM1REGL	Criterion Register 1 Low	12B6H	AD convei	r 2 bits of an result criterion						
	AD		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
	Conversion			1	1	R/	W	1	1	,
	Result		0	0	0	0	0	0	0	0
ADCM1REGH	Compare Criterion Register 1 High	12B7H		Store U	pper 8 bits o	f an AD con	version resu	ılt compare o	criterion	
							_	ADCLK2	ADCLK1	ADCLK0
							R/W	R/W	R/W	R/W
	AD						0	0	0	0
ADCCLK	Conversion Clock Setting Register	12BFH					Always write "0"	Select cloc 000 : Rese 001 : f <sub>IO</sub> /1 010 : f <sub>IO</sub> /2 011 : f <sub>IO</sub> /3	101 110	nversion : f <sub>IO</sub> /4 : f <sub>IO</sub> /5 : f <sub>IO</sub> /6 : f <sub>IO</sub> /7

(18) AD converter (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			EOS	BUSY		I2AD	ADS	HTRGE	TSEL1	TSEL0
			ı	₹			•	R/W	•	•
			0	0		0	0	0	0	0
ADMOD0	AD mode control register 0	12B8H	Normal AD conversion end flag 0:During conversion sequence or before starting 1:Complete conversion sequence	Normal AD conversion BUSY Flag 0:Stop conversion 1:During conversion		AD conversion when IDLE2 mode 0: Stop 1: Operate	Start Normal AD conversion 0: Don't Care 1:Start AD conversion Always read as"0".	Normal AD conversion at Hard ware trigger 0: Disable 1: Enable	Select Hard wa 00: INTTB00 in 01: Reserved 10: ADTRG 11: Reserved	
			DACON	ADCH2	ADCH1	ADCH0	LAT	ITM	REPEAT	SCAN
				1		, R	W			,
			0	0	0	0	0	0	0	0
ADMOD1	AD mode control register 1	12B9H	DAC and VREF application control	Analog input ch	annel select		Latency 0: No Wait 1:Start after reading conversion result store Register of last channel	Interrupt specification when conversion channel fixed repeat mode	Repeat mode specification 0: Single conversion 1: Repeat conversion	Scan mode specification 0: Channel fixed mode 1: Channel scan mode
			HEOS	HBUSY			HADS	HHTRGE	HTSEL1	HTSEL0
			F	₹				R	/W	1
			0	0			0	0	0	0
ADMOD2	AD mode control register 2	12BAH	High-priority AD conversion sequence FLAG 0: During conversion sequence or before starting 1: Complete conversion sequence	High-priority AD conversion BUSY Flag 0:Stop conversion 1:During conversion			Start High-priority AD conversion 0: Don't Care 1: Start AD conversion Always read as"0".		Select Hard wa 00: INTTB10 in 01: Reserved 10: ADTRG 11: I2S Samplir	terrupt
			-	HADCH2	HADCH1	HADCH0				_
	AD mode			R/	W	1				R/W
ADMOD3	control	12BBH	0	0	0	0				
	register 3		Always write "0".	High-priori	ty analog inp select	out channel				Always write "0".
			CMEN1	CMEN0	CMP1C	CMP0C	IRQEN1	IRQEN0	CMPINT1	CMPINT0
				<b>i</b>	· ·	W I	1	1	1	
			0	0	0	0	0	0	0	0
ADMOD4	AD mode control register 4	12BCH	AD Monitor function1 0: Disable 1: Enable	AD Monitor function0 0: Disable 1: Enable		Generation condition of AD monitor function interrupt 0 0: less than 1: Greater than	AD monitor function interrupt 1 0: Disable 1: Enable (Note)	AD monitor function interrupt 0 0: Disable 1: Enable (Note)	Status of AD monitor function interrupt 1 0: No generation 1: Generation	Status of AD monitor function interrupt 0 0: No generation 1: Generation
					or Equal	or Equal				
				CMCH2	CM1CH1	CM1CH0		CM0CH2	CM0CH1	CM0CH0
					R/W	1			R/W	1
	AD mode			0	0	0		0	0	0
ADMOD5	control register 5	12BDH		Select analog c 000: AIN0 001: AIN1 010: AIN2 011: AN3	channel for AD m 100: AN4 101: AN5 110: Reserved 111: Reserved	onitor function 1		Select analog of 1 000: AIN0 001: AIN1 010: AIN2 011: AN3	channel for AD r 100: AN4 101: AN5 110: Reserved 111: Reserved	I

# (19) Watchdog timer

Symbol	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0			I2WDT	RESCR	-
				R/W					R/W	
	WDT		1	0	0			0	0	0
WDMOD	mode register	1300H	WDT control 1: Enable	Select dete 00: 2 <sup>15</sup> /f <sub>IO</sub> 01: 2 <sup>17</sup> /f <sub>IO</sub> 10: 2 <sup>19</sup> /f <sub>IO</sub> 11: 2 <sup>21</sup> /f <sub>IO</sub>	ecting time			IDLE2 0: Stop 1: Operate	1:Internally connects WDT out to the reset pin	Always write "0".
WDCR	WDT control register	1301H (Prohibit RMW)			B1H: WDT (	- V - disable code	=	T clear code	•	

# (20) RTC (Real-Time Clock)

Symbol	Name	Address	7	6	5	4	3	2	1	0
- ,				SE6	SE5	SE4	SE3		SE1	SE0
CECD	Second	420011			I	1	R/W	I	I	
SECR	register	1320H					Undefined			
			"0" is read	40 sec.	20 sec.	10 sec.	8 sec.	4 sec.	2 sec.	1 sec.
				MI6	MI5	MI4	MI3	MI2	MI1	MI0
MINR	Minute	1321H					R/W		SE1 SE1 SE1 SE1 SE1 SE1 SE1 SE1 SE1 SE1	
IVIIIVIX	register	102111					Undefined			
			"0" is read	40 min.	20 min.	10 min.	8 min.	4 min.		1 min.
					HO5	HO4	HO3	HO2	HO1	HO0
	Hour							W		
HOURR	register	1322H					Unde	efined	ı	1
			"0" is	read	20 hours (PM/AM)	10 hours	8 hours	4 hours	n. 2 min. 2 HO1  urs 2 hours 2 WE1 R/W Undefined 2 DA1  ys 2 days 2 MO1  V ned nth 2 month  2 YE1  ars 2 years Leap year s 00: Leap ye 10: Two yea 11: Three ye 11: Three ye 11. Three ye 12. YE 13. YE 14. YE 15. YE 16. YE 16. YE 16. YE 17. YE 17. YE 18. YE 1	1 hour
								WE2		WE0
DAYR	Day	1323H								
	register								isec. 2 sec.  MI2 MI1  Imin. 2 min.  HO2 HO1  d hours 2 hours  WE2 WE1  R/W  Undefined  W2 W1  DA2 DA1  d days 2 days  MO1  R/W  defined month 2 month  YE2 YE1  years 2 years  Leap year 00: Leap year 10: Three year 11: Three year NAALM  d ARAM nable "0" is read.  RE2 RE1	
					"0" is read	1	1			W0
					DA5	DA4	DA3		DA1	DA0
DATER	Date	1324H						W		
	register		"o":-		00 -1	40	Unde	1	0 1	4 1
			"0" is	read	20 days	10 days	8 days			1 day
		1325H				MO4	MO3		MO1	MO0
		132311								
		PAGE0		"0" is read		10 month	8 month		2 month	1 month
MONTHR	Month	PAGE1		U ISTEAU		"0" is read	o month	4111011111	2111011111	0: Indicator
	register									for 12 hours 1: Indicator for 24 hours
			YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0
		1326H					W			
					T		efined	T .	T	1
YEARR	Year	PAGE0	80 years	40 years	20 years	10 years	8 years	4 years		1 year
TEARK	register	PAGE1			"0" is	read				
			INTENA			ADJUST	ENATMR	ENAALM		PAGE
			R/W			W		W		R/W
DA 055	Page	1327H	0			Undefined	Unde	efined		Undefined
PAGER	register	(Prohibit RMW)	Interrupt				TIMER	ALARM		
		KIVIVV)	1: Enable	"0" is	read	1: Adjust	1: Enable	1: Enable	"0" is	PAGE
			0: Disable				0: Disable	0: Disable	read.	selection
			DIS1HZ	DIS16HZ	RSTTMR	RSTALM	RE3	RE2	RE1	RE0
	Reset	1328H					V			
RESTR	register	(Prohibit				Unde	efined			
		RMW)	0.111-	0.4611-	1:Clock	1: Alarm		Λ Ι	write "O"	
			0: 1 Hz	0: 16 Hz	reset	reset		Aiways	write "0"	

# (21) Melody/alarm generator

Symbol	Name	Address	7	6	5	4	3	2	1	0		
Alarm		AL8	AL7	AL6	AL5	AL4	AL3	AL2	AL1			
01.04	Alarm-	400011	R/W									
ALM	pattern register	1330H	0	0	0	0	0	0	0	0		
	register					Alarm patte	ern setting			•		
			FC1	FC0	ALMINV		-	-	-	MELALM		
							W					
	Melody/		0	0	0	0	0	0	0	0		
MELALMC	alarm control register	1331H	Free run c control 00: Hold 01: Restar 10: Clear 11: Clear	t	Alarm frequency invert 1: Invert		Always	write "0".	AL2  0  - 0  ML1  0  ML9  W 0  IALM1E  0  1:INTALM1 (512Hz)	Output frequency 0: Alarm 1: Melody		
			ML7	ML6	ML5	ML4	ML3	ML2	ML1	ML0		
Melody MELFL frequence	,	,	R/W									
IVIELFL	frequency L-register	1332H	0	0	0	0	0	0	0	0		
	og.o.o.			•	Mel	ody frequen	cy set (Low	8bit)		•		
			MELON				ML11	ML10	ML9	ML8		
			R/W					_				
			0				0	0	0	0		
MELFH	Melody frequency H-register	1333H	Melody counter control 0: Stop and clear 1: Start				Melod	dy frequency	AL2  0  - 0  ML1  0  ML9  W 0  IALM1E  0  1:INTALM1	4 bits)		
					=	IALM4E	IALM3E	IALM2E	IALM1E	IALM0E		
	Alarm						R/	W				
ALMINT	interrupt	1334H			0	0	0	0	0	0		
ALIVIIINI	enable	133417			A I	1:INTALM4	1:INTALM3	1:INTALM2	1:INTALM1	1:INTALM0		
	register				Always write "0".	(1Hz)	(2Hz)	(64Hz)	(512Hz)	(8192Hz)		
		1				enable	enable	enable	enable	enable		

(22) I<sup>2</sup>S (1/2)

Symbol	Name	Address	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Symbol	INAITIE	Address									-							_
			B015	B014	B013	B012	B011	B010	B009			B006	B005	B004	B003	B002	B001	B000
	100			2 11 11														
	128	1800H						Trans	missic	n buff	er reg	ister (F	IFO)					
I2S0BUF	Transmission Buffer	(Prohibit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Register0	RMW)	B031	B030	B09	B028	B027	B026	B025	B024	B023	B022	B021	B020	B019	B018	B017	B016
				W														
										B025 B024 B023 B022 B021 B020 B019 B018 B017 B018  W Undefined mission buffer register (FIFO)  9 8 7 6 5 4 3 2 1 0 B109 B108 B107 B106 B105 B104 B103 B102 B101 B10  W Undefined mission buffer register (FIFO)  25 24 23 22 21 20 19 18 17 16								
								Trans	missic	n buff	er reg	ster (F	IFO)			19 18 B019 B018 3 2 B103 B102 19 18		
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			B115	B114	B113	B112	B111	B110	B109	B108	B107	B106	B105	B104	B103	B102	B101	B100
I2S0BUF																ı		
	128									Unde	fined							
	Transmission	1810H						Trans	missic	n buff	er reg	ster (F	IFO)					
12S1BUF	Buffer	(Prohibit RMW)	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Register1	KIVIVV)	B131	B130	B129	B128	B127	B126	B125	B124	B123	B122	B121				B117	B116
										V	/							
										Unde	fined							
								Trans	missic	n buff	er reg	ster (F	IFO)					

(22) I2S (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TXE0	*CNTE0		DIR0	BIT0	DTFMT01	DTFMT00	SYSCKE0
			R/W	R/W		R/W	R/W	R/W	R/W	R/W
			0	0		0	0	0	0	0
		1808H	Transmit	Counter		Transmis	Bit length	Output form	nat	System
		100011	0: Stop	control		sion start		00: I2S		clock
			1: Start	0: Clear		BIT	0: 8 bits	10: Right		0:Disable
				1: Start		0:MSB	1:16 bits	01: Left		1:Enable
	I2S					1:LSB		11:Reserve	ed	
I2S0CTL	Control		CLKS0			FSEL0	TEMP0	WLVL0	EDGE0	CLKE0
	Register0		R/W			R/W	R	R/W	R/W	R/W
			0			0	1	0	0	0
			Source			Stereo	Condition of	WS level	Clock	Clock
		1809H	clock			/monaural	transmission			enable
			0: f <sub>SYS</sub>			0: Stereo	FIFO Or data	0:low left	data output	(After trans-
			1: f <sub>PLL</sub>			1: Monaural	0: data 1: None	1:high left	0:Rising	mission)
							data		1:Falling	0:Operate
			01/0=	01/00	01/0-	01/0/		01/00	_	1:Stop
			CK07	CK06	CK05	CK04	CK03	CK02	CK01	CK00
	12S0	180AH	0	0	0	0	0	0	0	0
	Divider		0	0	_	value for CK	_		U	U
I2S0C	Value			_	WS05	WS04	WS03	WS02	WS01	WS00
	Setting Register				*******	******	R/		VVO01	W000
	rtogistor	180BH			0	0	0	0	0	0
					-	_	alue for WS		_	
			TXE1	*CNTE1		DIR1	BIT1	DTFMT11	DTFMT10	SYSCKE1
			R/W	R/W		R/W	R/W	R/W	R/W	R/W
			0	0		0	0	0	0	0
		1818H	Transmit	Counter		Transmis	Bit length	Output form	nat	System
			0: Stop	control		sion start		00: I2S	10:	clock
			1: Start	0: Clear		BIT	0: 8 bits	Right		0:Disable
				1: Start		0:MSB	1:16 bits	01: Left		1:Enable
	I2S					1:LSB			eserved	
I2S1CTL	Control Register1		CLKS1			FSEL1	TEMP1	WLVL1	EDGE1	CLKE1
	rregister i		R/W			R/W	R	R/W	R/W	R/W
			0			0	1	0	0	0
		1819H	Source			Stereo	Condition of	WS level	Clock	Clock
		1019	clock			/monaural	transmission FIFO		edge for data	enable (After trans-
			0: f <sub>SYS</sub>			0: Stereo	0: data	0:low left		(After trans- mission)
			1: f <sub>PLL</sub>			1: Monaural	1: None	1:high left	0:Rising	0:Operate
							data		1:Falling	1:Stop
			CK17	CK16	CK15	CK14	CK13	CK12	CK11	CK10
			OK17	CICIO	OKIO		W	ONIZ	OKII	OKIO
	I2S1	181AH	0	0	0	0	0	0	0	0
	Divider					requency for				
10010	Value				WS15	WS14	WS13	WS12	WS11	WS10
I2S1C			_	_						
I2S1C	Setting	101DLI			******	11011	R/		****	
I2S1C		181BH			0	0			0	0

(23) MAC (1/2)

	VIAC (1/2)					4						
Symbol	Name	Address	7	6	5	4	3	2		0		
	Data	]	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0		
MACMA_LL	register Multiplier	1BE0H		-		R/						
	Multiplier A-LL					Unde		.01				
		<del>                                     </del>	***		I	ultiplier A dat						
	Data		MA15	MA14	MA13	MA12	MA11	MA10	MA9	MA8		
MACMA_LH	ACMA_LL  ACMA_LH  Data register Multiplier A-LL  ACMA_LH  Data register Multiplier A-LH  ACMA_HL  Data register Multiplier A-HL  ACMB_LL  ACMB_LL  Data register Multiplier B-LL  ACMB_LL  Data register Multiplier B-LL  ACMB_LL  Data register Multiplier B-LL  ACMB_LL  Data register Multiplier B-LH  ACMB_HL  Data register Multiplier B-HL  Data register Multiplier B-HL  Data register Multiplier B-HL  Data register Multiplier B-HL  Data register Multiplier B-HL  Data register Multiplier B-HH  Data register Multiplier B-HL  Data register Multiplier B-HL  Data register Multiplier B-HL  Data register Multiplier B-HL  Data register Multiplier B-HL  Data register Multiplier B-HL  Data register Multiplier B-HL  Data register Multiplier B-HL  Data register Multiplier B-HL  Data register Multiplier B-HL  Data register Multiplier B-HL  Data register Multiplier B-HL	1BE1H				R/						
	•					Unde		- 01				
		<u> </u>				Iltiplier A data						
			MA23	MA22	MA21	MA20	MA19	MA18	MA17	MA16		
MACMA_HL		1BE2H				R/						
	•					Unde		467				
		<u> </u>				Itiplier A data						
			MA31	MA30	MA29	MA28	MA27	MA26	MA25	MA24		
MACMA_HH		1BE3H				R/						
	•	]				Unde		.0.43				
		<del>                                     </del>				Itiplier A data						
		]	MB7	MB6	MB5	MB4	MB3	MB2	MB1	MB0		
MACMB_LL		1BE4H					W					
_						Unde			0 MA9  8 MA17  6 MA25  2 MB1  0 MB9  8 MB17  6 MB25  2 OR1  6 OR9  68 OR17			
		<u> </u>				ultiplier B dat		_				
		]	MB15	MB14	MB13	MB12	MB11	MB10	MB9	MB8		
MACMB_LH		1BE5H	R/W									
· · <b></b>	•					Unde			MA1  MA9  MA9  MA17  MA17  MA17  MB1  MB9  MB9  MB17  MB25  MB25  OR1  OR9  B] OR9			
	ווייי					ıltiplier B data	a register [1	5:8]				
	Data		MB23	MB22	MB21	MB20	MB19	MB18	MB17	MB16		
MACMB_HL	_	1BE6H	R/W									
		-5				Unde		MB18 MB17 MB1				
	רוו∟ר					ltiplier B data				1		
]		[	MB31	MB30	MB29	MB28	MB27	MB26	MB25	MB24		
MACMB_HH	J	1BE7H -				R/						
						Unde						
	ם.∟ם					tiplier B data	register [31		_			
	Data register		OR7	OR6	OR5	OR4	OR3	OR2	OR1	OR0		
MACOR_LLL	Multiply and	1BE8H -				R/						
<u></u>		-5				Unde						
	-LLL	<u> </u>				and Accumula						
]	Data register	[	OR15	OR14	OR13	OR12	OR11	OR10	OR9	OR8		
MACOR_LLH	Multiply and	1BE9H -				R/						
- · · <u></u> · · ·		-5				Unde						
	-LLM				I	nd Accumula		ster [15:8]				
	Data register	[	OR23	OR22	OR21	OR20	OR19	OR18	OR17	OR16		
MACOR_LHL	Multiply and	1BEAH				R/						
	Accumulate -LGL					Unde						
	-LGL	<u> </u>			1	nd Accumula				_		
	Data register		OR31	OR30	OR29	OR28	OR27	OR26	OR25	OR24		
MACOR_LHH	Multiply and Accumulate	1BEBH					/W					
	-LHH				Multiply or	Unde nd Accumula	efined ate data regi	ster [31-241				
					wunipiy ar	ia noouiiilila	uata 189	J. [J 1.24]		1		


(23) MAC (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0			
	Data register	1BECH	OR39	OR38	OR37	OR36	OR35	OR34	OR33	OR32			
MACOR HLL	Multiply and		R/W										
MACOR_HLL	Accumulate	IBECH				Unde	fined						
	-HLL				Multiply an	d Accumulat	e data regi	ster [39:32]					
	Data register		OR47	OR46	OR45	OR44	OR43	OR42	OR41	OR40			
MACOD IIIII	Multiply and	1BEDH				R/	W						
MACOR_HLH	Accumulate	IDEDU				Unde	fined						
	-HLH				Multiply an	d Accumulat	e data regi	ster [47:40]					
	Data register		OR55	OR54	OR53	OR52	OR51	OR50	OR49	OR48			
MACOR HHL	Multiply and	1BEEH		R/W									
WACCK_ITTE	Accumulate	IDEEII					OR49 OR48 OR57 OR56						
	-HHL				Multiply ar	d Accumula	te data reg	ister [55:48]					
	Data register	1BEFH	OR63	OR62	OR61	OR60	OR59	OR58	OR57	OR56			
MACOR HHH	Multiply and		R/W										
	Accumulate -HHH						efined		OR41  OR49  OR57  MOPMD1  R/V  0  Calculation  Mode  00: 64 + 32 ×				
	-ннн			r		d Accumulat	_	1	1				
			MOVF	MOPST	MSTTG2	MSTTG1	MSTTG0	MSGMD	MOPMD1	MOPMD0			
			R/W	W		R/W		R/W	R/	W			
			0	0	0	0	0	0	0	0			
	MAC		Over flow	Start	Select the trig	ger of start ca	alculation	Sign	Calculation				
MACCR	Control Register	1BFCH	flag	calculation	000: Write to MACMA[7:0]			mode	Mode				
			0:no	control	001: Write to MACMB[7:0]			0:Unsigned	igned 00: 64 + 32 × 32				
			over flow	0:don't care	010: Write to	010: Write to MACMOR[7:0]			1:Signed 01: 64 – 32 × 32				
			1:generate	1: Start	011: Write to	MACMOR[39	:32]		10: 32 × 32 ·	- 64			
			over flow	calculation	1xx: Write "1"	to <mopst></mopst>			11: Reserve	d			

TOSHIBA TMP92CZ26A

# 6. Package

#### P-FBGA228-1515-0.80A5



I 110.25  $\forall$ 0.8 (1.1)□ 0.1 S R P N 0000 0000 0000 0000000 0000 0000 0 0000 В 0000 0 0 0000 INDEX 0000 H 0000 0 0000 0.8 G 0000 0 0000 F 0000 000000 0000 E 0000 0000 000 00000000 000 C В 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 Ø0.5±0.05 ⊕ Ø0.08 M S AB 0.8

**BOTTOM VIEW**